Repository

https://github.com/chipsalliance/verible

Project Slug

verible

Last Built

1 day, 4 hours ago failed

Maintainers

Badge

Tags

formatter, lexer, linter, syntax-tree, systemverilog, yacc

Short URLs

verible.readthedocs.io
verible.rtfd.io

Default Version

latest

'latest' Version

master