<h1>Verilog To Routing</h1> The Verilog to Routing (VTR) project provides open-source CAD tools for FPGA architecture and CAD research. Open source CAD tools enable the investigation of new FPGA architectures and CAD algorithms, which are not possible with closed-source tools. The VTR design flow takes as input a Verilog description of a digital circuit, and a description of the target FPGA architecture. It then performs: Elaboration & Synthesis (ODIN II) Logic Optimization & Technology Mapping (ABC) Packing, Placement, Routing & Timing Analysis (VPR) to produce FPGA speed and area results. VTR is flexible and can target a wide range of hypothetical and commercial-like FPGA architectures, and includes benchmark designs suitable for evaluating FPGA architectures. For [more information see the documentation](https://docs.verilogtorouting.org/en/latest/).
14 hours, 3 minutes ago passed
.. image:: https://readthedocs.org/projects/vtr-verilog-to-routing/badge/?version=latest :target: https://vtr-verilog-to-routing.readthedocs.io/en/latest/?badge=latest :alt: Documentation Status
<a href='https://vtr-verilog-to-routing.readthedocs.io/en/latest/?badge=latest'> <img src='https://readthedocs.org/projects/vtr-verilog-to-routing/badge/?version=latest' alt='Documentation Status' /> </a>