

---

# **SystemC Viterbi Documentation**

*Release 0.0.1*

**Pedro Cuadra, Meghadoot Gardi**

**Jul 09, 2017**



---

# Contents

---

<b>1</b>	<b>Development Environment</b>	<b>3</b>
1.1	Install SystemC Library . . . . .	3
1.2	Build the code . . . . .	4
1.3	Build the docker container . . . . .	4
1.4	Run Tests . . . . .	4
1.5	View Simulation Results . . . . .	5
1.6	Git Workflow . . . . .	6
<b>2</b>	<b>Building System</b>	<b>7</b>
<b>3</b>	<b>Testing Framework</b>	<b>9</b>
3.1	Testing Building System . . . . .	10
3.2	APIs . . . . .	10
3.3	Test Example . . . . .	11
3.4	Future Work . . . . .	11
<b>4</b>	<b>Utilities</b>	<b>13</b>
4.1	Viterbi Path Structure . . . . .	13
4.2	Lookup Tables Utilities . . . . .	14
<b>5</b>	<b>Common Components</b>	<b>17</b>
5.1	Clock Divider . . . . .	17
5.2	Serializer . . . . .	19
5.3	Shift Register . . . . .	22
<b>6</b>	<b>Viterbi Encoder</b>	<b>27</b>
6.1	Viterbi Encoder . . . . .	27
6.2	Viterbi Encoder (with Lookup Tables) . . . . .	32
6.3	Convolution . . . . .	36
<b>7</b>	<b>Viterbi Decoder</b>	<b>39</b>
7.1	Viterbi Decoder . . . . .	39



---

## List of Figures

---

1.1	Encoder Simulation Preview . . . . .	5
4.1	Viterbi Path Structure . . . . .	13
5.1	Clock Divider Class Diagram . . . . .	18
5.2	Clock Divider Simulation Wave Result . . . . .	18
5.3	Serializer Class Diagram . . . . .	19
5.4	Serializer Circuit . . . . .	21
5.5	Serializer Simulation Wave Result . . . . .	22
5.6	Shift Register Class Diagram . . . . .	23
5.7	Shift Register Circuit . . . . .	24
5.8	Shift Register Simulation Wave Result . . . . .	25
6.1	Viterbi Encoder Class Diagram . . . . .	28
6.2	Viterbi Encoder Circuit . . . . .	30
6.3	Encoder Simulation Wave Result . . . . .	32
6.4	Viterbi Encoder with Lookup Tables Class Diagram . . . . .	33
6.5	Viterbi Encoder with Lookup Table Circuit . . . . .	34
6.6	Encoder Simulation Wave Result . . . . .	36
6.7	Convolution Block Class Diagram . . . . .	37
6.8	Convolution Simulation Wave Result . . . . .	38
7.1	Viterbi Decoder Class Diagram . . . . .	40
7.2	Decoder Simulation Wave Result . . . . .	44
7.3	Decoder Simulation With Errors Wave Result . . . . .	45



### Install SystemC Library

#### Native Linux Library

To install **SystemC**, first you have to install some dependencies, by running;

```
sudo apt-get install build-essential
```

Download **SystemC 2.3** from <https://github.com/systemc/systemc-2.3>. After downloading, extract it. Now we need to compile and install it by running;

```
cd <extracted-dir>
./configure --prefix=/usr/local/
make
sudo make install
```

#### Docker Container

First install Docker by following;

- [Windows Install Instructions](#)
- [Linux Install Instructions](#)

Now you should open a shell (e.g. *cmd.exe* or *Powershell* for windows; *bash* or any terminal for linux) and download the pre-built Docker image with SystemC pre-installed. To download the Docker container run;

```
docker pull pjcuadra/sc_viterbi
```

To start the container run;

```
docker run -d --rm --name systemc -v <your-sc_viterbi-src-code-path>:/root/ \
-p 1122:22 pjcuadra/sc_viterbi:latest
```

**Warning:** Don't forget to update the `<your-sc_viterbi-src-code-path>` placeholder.

Once you have your docker running you can *ssh* into it as follows;

```
ssh root@127.0.0.1 -p 1122
```

Inside the docker you'll find your code and you can build it as specified in the section [Build the code](#).

## Build the code

Once the dependencies are installed you can build the code by running;

```
cd <your-sc_viterbi-src-code-path>
mkdir build
cd build
cmake ..
make
```

**Warning:** If you are building inside the docker image the `<your-sc_viterbi-src-code-path>` is `/root/`.

## Build the docker container

If you want to build the image locally you can do it so. The *Dockerfile* is provided at `ci/Dockerfile`. For building the image run;

```
cd <your-sc_viterbi-src-code-path>/ci
docker build -t pjcuadra/sc_viterbi:latest .
```

**Warning:** Dockerfile and the `pjcuadra/sc_viterbi` image on Docker server shall be on sync. If theres a change needed in the image please also change it in the Dockerfile and push the new image to the Docker server.

## Run Tests

This project has a newly created testing framework for SystemC. More about the framework here [Testing Framework](#). To run the tests first you need to compile the tests executables by running;

```
cd <your-sc_viterbi-src-code-path>
mkdir build
cd <your-sc_viterbi-src-code-path>/build
cmake ..
make
make compile_tests
```

The testing framework uses `CTest` for running the tests and you can do so by running;

```
cd <your-sc_viterbi-src-code-path>/build
make test
```

The output will look something like;

```
Running tests...
Test project /root/build
  Start 1: full_adder_ut
1/8 Test #1: full_adder_ut ..... Passed    0.00 sec
  Start 2: clock_divider_ut
2/8 Test #2: clock_divider_ut ..... Passed    0.00 sec
  Start 3: shift_register_ut
3/8 Test #3: shift_register_ut ..... Passed    0.00 sec
  Start 4: serializer_ut
4/8 Test #4: serializer_ut ..... Passed    0.00 sec
  Start 5: convolution_ut
5/8 Test #5: convolution_ut ..... Passed    0.00 sec
  Start 6: encoder_ut
6/8 Test #6: encoder_ut ..... Passed    0.00 sec
  Start 7: convolution_shiftreg_ut
7/8 Test #7: convolution_shiftreg_ut ..... Passed    0.00 sec
  Start 8: decoder_ut
8/8 Test #8: decoder_ut ..... Passed    0.00 sec

100% tests passed, 0 tests failed out of 8

Total Test time (real) =  0.04 sec
```

## View Simulation Results

Our testing framework automatically generates a `VCD` trace file for every test. To view the simulation results you can use any `VCD` visualizer software we recommend to use `gtkwave`. For instance the result of the `encoder_ut` can be viewed by opening `gtkwave` and open the file at `<your-sc_viterbi-src-code-path>/build/trace/enconder/encoder.vcd`. You can also run;

```
gtkwave <your-sc_viterbi-src-code-path>/build/trace/enconder/encoder.vcd
```

After adding all signals to the visualization area and adjusting the scale the simulation results looks like in [Fig. 1.1](#).




Fig. 1.1: Encoder Simulation Preview

---

**Note:** Traces are located at `<your-sc_viterbi-src-code-path>/build/trace` and have the same directory structure as the tests at `<your-sc_viterbi-src-code-path>/test/src`

---

**Warning:** The Docker image doesn't provide `gtkwave` you'll need to install it separately.

## Git Workflow

Since we are using [Github](#) to host our repository we are mainly using their git workflow. You can read about it at, [Github Flow](#)

Furthermore every *Pull Request* can only be merged back to *master* branch if it passes all our tests running on [CircleCI](#).

---

### Building System

---

Our code is completely *IDE* independent. For supporting the compiling and simulation of the code we had to develop our own building system using *CMake*.

The building system is based on two simple yet powerful *CMake* macros.

```
# Add source directory
add_sources_directory(dir1 dir2 ...)

# Add source file
add_sources(file1 file2 ...)
```

The basic idea behind our building system is to specify directories having source codes and inside every directory with sources specify which files are source files. For example, `<your-sc_viterbi-src-code-path>/src/CMakeLists.txt`, specifies *common*, *decoder* and *encoder* as sources directories as follows;

```
# Add source directory
add_sources_directory(common/
                      encoder/
                      decoder/)
```

Furthermore, `<your-sc_viterbi-src-code-path>/src/decoder/CMakeLists.txt` specifies *decoder.cpp* as a source code file as follows;

```
# Add sources
add_sources(decoder.cpp)
```

---

#### Note:

- You can specify source code directories and files in the same *CMakeLists.txt* file.
- You can specify as many source code directories and files using the same macro call (*add\_sources\_directory(...)* and *add\_sources(...)* respectively).
- Every source code directory added using *add\_sources\_directory(...)* has to contain a *CMakeLists.txt* file.

Our main *CMakeLists.txt* at `<your-sc_viterbi-src-code-path>` does the rest;

- Verifies that SystemC and other dependencies are installed on the system.
- Building all the source code as a library
- Link source code with SystemC and other dependencies libraries
- Building the tests using our testing framework described here.
- Link all the tests with the source code and other dependencies
- Enable testing

---

## Testing Framework

---

Since there is no robust and reliable unit testing framework for SystemC code, we decide to implement our own testing framework. The goals for the design of the testing framework were;

- Similar to other existing unit testing frameworks like `googletest` and `Junit`.
- Intuitive timing specifications checking APIs
- Centralized mechanism to run all unit tests

This goals helped us to overcome the following disadvantages inherit from SystemC traditional testing methodologies;

- `sc_start()` and `sc_stop()` calls affect the entire process.
- There's no API to reset simulation time
- Every unit test has to be written inside a `sc_main(...)`. Meaning a separate executable per test.
- An entire `SC_MODULE` has to be developed for introducing stimuli to the *Module Under Test* and an other for verifying it's output.

Based on this goals we developed a unit testing framework with the following features;

- Centralized method to run all tests through `CTest`. Review `ctest` for a full set of features and capabilities inherited from `ctest`.
- Easy, Intuitive, and Powerful building system.
- Intuitive timing specification checking.
- Simplified test writing structure.
- Simplified tracing APIs and automatic `VCD` files creation.
- Easy to integrate C++ headers library.

## Testing Building System

The our building system for testing is based on our project's Building System. The entire tests building system is based on the following *CMake* macros;

```
# Add test sources directory
add_test_sources_directory(dir1 dir2 ...)

# Add test source file
add_test_sources(file1 file2 ...)
```

The usage of both macros is analog to the usage of *add\_sources\_directory(...)* and *add\_sources(...)*, respectively. Review Building System for more information.

---

**Note:** All tests source code have to be located at *<your-sc\_viterbi-src-code-path>/test/src*.

---

Furthermore, *add\_test\_sources(...)* also registers every test source file as a test in *CTest*. This makes it easier for test running through *ctest* command or *make test*.

## APIs

**SC\_TEST** (test\_name)

Define a test with a given test name

**Parameters**

- **test\_name** (*string*) – The name or label of the test

**SC\_EXPECT\_AT** (expected, actual, time\_val, time\_unit)

Check that actual equals expected at a given moment

**Parameters**

- **expected** – Expected value
- **actual** – Actual value
- **time\_val** (*double*) – Time value
- **time\_unit** (*sc\_time\_unit*) – Time unit

## Tracing

**SC\_TRACE** (signal, name)

Add a signal to the test's trace file with the provided name

**Parameters**

- **signal** (*sc\_signal*) – The signal to be added to the trace
- **name** (*string*) – The given name for the signal

**SC\_STRACE** (signal)

Add a signal to the test's trace file

**Parameters**

- **signal** (*sc\_signal*) – The signal to be added to the trace (the name of the signal will be name of the variable)

## Test Example

The following code was taken from our clock divider's test. It is a good example to show how our testing framework works.

```

1  #include <sc_test_framework.h>
2
3  ...
4
5  SC_TEST(clock_divider) {
6      sc_clock sys_clock("sys_clock", clock_period, clock_duty, clock_start, false);
7      sc_signal<bool> div_clock_4;
8
9      # Trace signals
10     SC_TRACE(sys_clock, "sys_clk");
11     SC_STRACE(div_clock_4);
12
13     # Create clock divider
14     clock_divider<4> div_4 ("DivideBy4");
15
16     # Connect Signals
17     div_4.clk_in (sys_clock);
18     div_4.clk_out (div_clock_4);
19
20     # Verify output at a certain point in time
21     SC_EXPECT_AT(sc_logic(0), div_clock_4, 200, SC_NS);
22     SC_EXPECT_AT(sc_logic(1), div_clock_4, 220, SC_NS);
23
24     sc_start(350, SC_NS);
25
26 }
```

Here is a short explanation on what the code does;

- In *line 1* the framework headers library is included.
- In *line 5* the test is defined with the name *clock\_divider*.
- In *line 10* the signal *sys\_clock* is added to the trace file with a given name that differs from the *sc\_signal* variable name.
- In *line 11* the signal *div\_clock\_4* is added to the trace file using with with the name *div\_clock\_4*.
- In *line 21* and *22* the time specification for the signal *div\_clock\_4* is done. If the signal *div\_clock\_4* differs from '0' at 200ns or from '1' at 220ns the test will fail.

## Future Work

This testing framework is planned to be developed as a separate project because of its usability and scope. It was incubated in within this project.

## APIs

**SC\_EXPECT\_AFTER** (expected, actual, time\_val, time\_unit)

Check that actual equals expected after a specific time interval

### Parameters

- **expected** – Expected value
- **actual** – Actual value
- **time\_val** (*double*) – Time value
- **time\_unit** (*sc\_time\_unit*) – Time unit

**SC\_SIGNAL\_SET** (signal, value, time\_val, time\_unit)

Set the signal to a specific value at a specific point in time

### Parameters

- **signal** – The signal to be set
- **value** – The value to be taken
- **time\_val** (*double*) – Time value
- **time\_unit** (*sc\_time\_unit*) – Time unit

**SC\_SETUP**

Set up everything before the test run

**SC\_TEARDOWN**

Clean everything up after the test run

## Viterbi Path Structure

### Class Diagram

The UML diagram of Fig. 4.1 shows the overview of the class.




Fig. 4.1: Viterbi Path Structure

### Class Description

```
template<int output_buffer_bit_size>
```

**class viterbi\_path\_s**

Viterbi Path Structure

**sc\_uint**<MAX\_METRIC\_WIDTH> **metric\_value**  
Metric Value**sc\_uint**<MAX\_PATH\_WIDTH> **path\_size**  
Current size of the path**sc\_uint**<*output\_buffer\_bit\_size*> **path\_output**  
Decoded value because of the taken path.**bool** **is\_alive**  
Flags the validity of the information stored in the structure.**inline** *viterbi\_path\_s*<*output\_buffer\_bit\_size*> &**operator**= (const *viterbi\_path\_s*<*output\_buffer\_bit\_size*> &*obj*)

Overload the = operator

**Parameters** **const viterbi\_path\_s**<**output\_buffer\_bit\_size**>& **obj** – Object to be assign to this instance.**inline** **bool** **operator**== (const *viterbi\_path\_s*<*output\_buffer\_bit\_size*> &*obj*) **const**  
Overload the == operation**Parameters** **const viterbi\_path\_s**<**output\_buffer\_bit\_size**>& **obj** – Object to be equal to this instance.**inline friend** void **sc\_trace** (**sc\_trace\_file** \**tf*, **const** *viterbi\_path\_s*<*output\_buffer\_bit\_size*> &*obj*, **const** std::string &*name*)  
Enables the tracing of the signal of type *viterbi\_path\_s*<*output\_buffer\_bit\_size*>**Parameters**

- **sc\_trace\_file** \* **tf** – Trace file pointer
- **const viterbi\_path\_s**<**output\_buffer\_bit\_size**>& **obj** – Object instance to trace.
- **const string**& **name** – Signal name

## Structure

The structure of the clock divider is trivial since it has only one process.

## Lookup Tables Utilities

### Functions Description

template<int **output**, int **input**, int **memory**>**inline** void **create\_states\_lkup** (**sc\_lv**<**memory** \* **input**> \**next\_state\_lkp*)

Initialize the next state lookup table.

**Parameters** **sc\_lv**<**memory** \* **input**> \* **next\_state\_lkp** – Pointer to the lookup table to to be initialized.template<int **output**, int **input**, int **memory**>

**inline void create\_output\_lkup** (sc\_lv<memory \* input> *polynomials*[output], sc\_lv<output> \**output\_lkup*)  
Initialize the output/encoded lookup table.

**Parameters**

- **sc\_lv<memory \* input> polynomials[output]** – Polynomials used to encode.
- **sc\_lv<output> \* output\_lkup** – Pointer to the output/encoded lookup table to be initialized.



This section presents a set of components that are common and are basic building elements for both the encoder and the decoder.

## Clock Divider

### Class Diagram

The UML diagram of Fig. 5.1 shows the overview of the class.

### Class Description

```
template<int ratio>
```

```
class clock_divider
```

```
    Clock Divider module with clock division ratio
```

```
    sc_core::sc_in_clk clk_in
```

```
        Input clock at normal rate
```

```
    sc_core::sc_out_clk clk_out
```

```
        Output clock at rate of the input clock divided by ratio with the same duty cycle as the input clock.
```

```
    int divider_counter
```

```
        Internal edges counter
```

```
    void prc_clock_divider (void)
```

```
        Clock divider main Process
```

```
        The process counts the positive and negative edges and toggles to sc_logic('0') and sc_logic('1') when the edges are twice the ratio and exact the ratio, respectively.
```

```
    list sensitivity
```

```
        clk_in.pos(), clk_in.neg()
```




Fig. 5.1: Clock Divider Class Diagram

## Structure

The structure of the clock divider is trivial since it has only one process.

## Simulation Results

The simulation of the clock divider is just create 2 clock divider one with ratio 3 and other with ratio 4. Fig. 5.2 shows the result of the simulation.




Fig. 5.2: Clock Divider Simulation Wave Result

### Note:

- *div\_clock\_3* has  $\frac{1}{3}$  of the frequency of *sys\_clock*
- *div\_clock\_4* has  $\frac{1}{4}$  of the frequency of *sys\_clock*
- *div\_clock\_3* and *div\_clock\_4* conserve 50% duty cycle

## Serializer

### Class Diagram

The UML diagram of Fig. 5.3 shows the overview of the class.




Fig. 5.3: Serializer Class Diagram

### Class Description

```
template<int inputs>
```

```
class serializer
```

```
    Clock Divider module with clock division ratio
```

```
    sc_core::sc_in_clk clk_in
```

```
        Input clock
```

```
    sc_core::sc_in<sc_core::sc_lv<inputs>> par_in
```

```
        Parallel input
```

```
    sc_core::sc_in_clk ser_trig
```

```
        Trigger the serialization
```

sc\_core::sc\_out<sc\_core::sc\_logic> **ser\_out**  
Serialized output

int **output\_selector**  
Internal counter for select the bit index to forward to the output

void **prc\_serializer** (void)  
Serializer main Process

Forwards the current bit to the ser\_out. The current bit is calculated using output\_selector. The serialization process starts with the ser\_trig and ends when the last bit has been forwarded to the output. After forwarding the last bit the output is set to sc\_logic('0').

list **sensitivity**  
clk\_in.pos(), ser\_trig.pos()

void **prc\_serializer\_counter\_update** (void)  
Updates the internal bit selector counter with each positive edge of the clock.

list **sensitivity**  
clk\_in.pos()

void **prc\_serializer\_counter\_reset** (void)  
Reset the internal bit selector counter after a ser\_trig positive edge.

list **sensitivity**  
ser\_trig.pos()

## Structure

Fig. 5.4 shows the structure of the serializer module.

## Simulation Results

The code of the test case of the serializer is shown below;

```
1  ...
2
3  static const int inputs = 8;
4
5  SC_TEST(serializer) {
6      sc_clock sys_clock("sys_clock", clock_period, clock_duty, clock_start, false);
7      sc_signal<sc_logic> ser_out;
8      sc_signal<bool> ser_trig;
9      sc_signal<sc_lv<inputs> > par_in;
10
11     ...
12
13     clock_divider<inputs> clk_div ("CLK_DIV");
14
15     ...
16
17     serializer<inputs> serializer ("Serializer");
18     serializer.ser_out(ser_out);
19     serializer.clk_in(sys_clock);
20     serializer.par_in(par_in);
21     serializer.ser_trig(ser_trig);
22
```




Fig. 5.4: Serializer Circuit

```

23 par_in = sc_lv<inputs>("00000000");
24 sc_start(125, SC_NS);
25
26 par_in = sc_lv<inputs>("10010010");
27 sc_start(400, SC_NS);
28
29 }

```

**Note:**

- The width of the serializer is 8
- `par_in[7:0]` is set to `0x92` at `125ns`

Fig. 5.5 shows the result of the simulation.




Fig. 5.5: Serializer Simulation Wave Result

**Note:**

- `ser_trig` triggers the serialization to `ser_out`
- `par_in[7:0]` has a `0x92` and is the value that is actually serialized
- `ser_out` outputs the MSb first and the LSb at the end

## Shift Register

### Class Diagram

The UML diagram of Fig. 5.6 shows the overview of the class.

### Class Description

```
template<int width>
```

```
class shift_register
```

```
    Clock Divider module with clock division ratio
```

```
    sc_core::sc_in_clk clk
```

```
        Input clock
```

```
    sc_core::sc_in<sc_core::sc_logic> data_in
```

```
        Input data to be shifted in
```




Fig. 5.6: Shift Register Class Diagram

`sc_core::sc_out<sc_core::sc_lv<width>> q`  
 Stored value of the shift register

`sc_core::sc_lv<width> q_state`  
 Internal stored value

void `prc_shift_register` (void)  
 Shift register main process

Shifts the value one bit to the left and assign `data_in` to the MSb.

list `sensitivity`  
`clk.pos()`

## Structure

Fig. 5.7 shows the structure of the generic shift register. Our implementation doesn't differ from the generic shift register.

## Simulation Results

The code of the test case of the `shift_register` is shown below;

```

1 ...
2
3 static const int reg_width = 5;
  
```




Fig. 5.7: Shift Register Circuit

```

4
5 SC_TEST(shift_register) {
6   sc_signal<sc_logic> data_in;
7   sc_signal<sc_lv<reg_width> > register_state;
8   sc_clock sys_clock("sys_clock", clock_period, clock_duty, clock_start, false);
9
10  ...
11
12  shift_register<reg_width> sregister ("ShiftRegister");
13
14  ...
15
16  data_in = sc_logic('0');
17  sc_start(50, SC_NS);
18  data_in = sc_logic('1');
19  sc_start(100, SC_NS);
20  data_in = sc_logic('0');
21  sc_start(100, SC_NS);
22 }

```

**Note:**

- *data\_in* starts at *sc\_logic('0')*
- *data\_in* toggles to *sc\_logic('1')* at *50ns*
- *data\_in* toggles back to *sc\_logic('0')* at *100ns*
- Shift Register width is 5

Fig. 5.8 shows the result of the simulation.

**Note:**

- At *50ns* the shifting of *sc\_logic('1')* starts. The *sc\_logic('1')* is injected at the MSb.
- Between *120ns* and *150ns* the value of *register\_state[4:0]* stays constant at *0x1F* because of the shift register's width is set to 5.




Fig. 5.8: Shift Register Simulation Wave Result

- After  $150ns$  the shifting of `sc_logic('0')` starts
- 5 clock cycles after  $150ns$  the `register_state[4:0]` is back to `0x0`.



This section presents two different implementation of the Viterbi encoder. As well as a the implementation of the convolution block.

---

**Note:** Both implementations have the same interface (inputs/outputs) so the can be used interchangeably.

---

## Viterbi Encoder

### Class Diagram

The UML diagram of Fig. 6.1 shows the overview of the class.

### Class Description

```
template<int output, int input, int memory>
class encoder
    Viterbi Encoder
    sc_core::sc_in_clk clk
        Input clock
    sc_in<sc_lv<input>> in
        Parallel input to be encoded
    sc_in<sc_lv<memory * input>> polynomials[output]
        Polynomials to convolve with
    sc_out<sc_logic> out
        Serialized encoded output
```




Fig. 6.1: Viterbi Encoder Class Diagram

```

sc_signal<sc_lv<memory * input>> mem_bus_conv
    Arranged for convolution memory bus

sc_signal<bool> clk_div
    Divided clk signal

sc_signal<sc_logic> data_in_drv[memory]
    Data in driver (distribute to shift registers)

sc_signal<sc_logic> conv_outs[output]
    Convolution outputs array

sc_signal<sc_lv<output>> conv_par_bus
    Parallel convolution outputs bus

sc_signal<sc_lv<memory>> mem_bus[input]
    Shift registers' memory buses

convolution<memory * input> *conv_block[output]
    Convolution Modules

shift_register<memory> *register_bank[input]
    Shift Registers

clock_divider<output> *clk_divider
    Clock divider

serializer<output> *serial
    Serializer for the output

void prc_split_input (void)
    Split the in every input to connect with each shift register of the bank. There are input shift registers.

    list sensitivity
        in

void prc_update_conv_par_bus (void)
    Merge all convolution blocks outputs into a single parallel bus.

    list sensitivity
        conv_outs

void prc_arrange_memory_bus (void)
    Create a single parallel bus merging all parallel buses of all shift registers.

    list sensitivity
        mem_bus

```

## Structure

Fig. 6.2 shows the structure of the our Viterbi encoder implementation without using lookup tables.

## Simulation Results

The code of the test case of the viterbi\_encoder\_lkup is shown below;

```

1 ...
2
3 static const int n = 2;
4 static const int k = 1;

```




Fig. 6.2: Viterbi Encoder Circuit

```

5  static const int m = 4;
6
7  ...
8
9  static const int output_size = n * (2 * m - k);
10
11 SC_TEST(encoder) {
12     ...
13
14     // Create signals
15     sc_signal<sc_lv<k>> in; //logic vector for shift register
16     sc_signal<sc_logic> out_0; //logic output of output of convolution
17     sc_signal<sc_logic> out_1; //logic output of output of convolution
18
19     sc_signal<sc_lv<m>> mem_bus[k]; //logic vector for shift register
20     sc_signal<sc_lv<m * k>> mem_bus_conv; //logic vector for shift register
21     sc_signal<sc_logic> serial_in_drv[n];
22     sc_signal<sc_lv<m>> polynomials[n];
23     sc_lv<output_size> expected_out = "11110111010111";
24     sc_lv<m> input_out = "1011";
25
26     // Create module
27     encoder<n, k, m> vencoder("ViterbiEncoder");
28     encoder_lkup<n, k, m> vencoder_lkup("ViterbiEncoderLKUP");
29
30     // Assign polynomials
31     polynomials[0] = "1111";
32     polynomials[1] = "1101";
33

```

```

34     ...
35
36     vencoder.clk(sys_clock);
37     vencoder.in(in);
38     vencoder.out(out_0);
39
40     vencoder_lkup.clk(sys_clock);
41     vencoder_lkup.in(in);
42     vencoder_lkup.out(out_1);
43
44     // Output verification (11110111010111)
45     current_check_time = 220;
46     SC_EXPECT_AT(sc_logic('0'), out_0, current_check_time, SC_NS);
47     SC_EXPECT_AT(sc_logic('0'), out_1, current_check_time, SC_NS);
48     current_check_time += clock_period / 2;
49
50     for (int i = 0; i < output_size; i++) {
51         SC_EXPECT_AT(sc_logic(expected_out.get_bit(output_size - i - 1)), out_0, current_
↵check_time, SC_NS);
52         SC_EXPECT_AT(sc_logic(expected_out.get_bit(output_size - i - 1)), out_1, current_
↵check_time, SC_NS);
53         current_check_time += clock_period;
54     }
55
56     ...
57
58     // Set the serial input to encode
59     for (int i = 0; i < m; i++) {
60         in = sc_lv<k>(sc_logic(input_out.get_bit(m - i - 1)));
61         sc_start(2*clock_period, SC_NS);
62     }
63
64     in = "0";
65     sc_start(200, SC_NS);
66
67 }

```

**Note:**

- Both implementation of Viterbi encoder are being tested the same way.
- Both encoders have the same input.
- The input is *b1011* and the expected encoded value *b11110111010111*
- The output is being verified with the `SC_EXPECT_AT`

Fig. 6.6 shows the result of the simulation.

**Note:**

- At *200ns* the input starts to be *in* encoded. Both encoders have the same input.
- Just *output* cycles after the encoding starts.
- The encoded value's MSb is transmitted first.
- Every *in* state has to be stable for *output* cycles.




Fig. 6.3: Encoder Simulation Wave Result

- *out\_0* and *out\_1* have the same baudrate as the *sys\_clock*
- *out\_0* and *out\_1* present the same behavior as expected
- *out\_0* and *out\_1* are set back to *sc\_logic('0')* after encoding is done (430ns).

## Viterbi Encoder (with Lookup Tables)

### Class Diagram

The UML diagram of Fig. 6.4 shows the overview of the class.

### Class Description

```
template<int output, int input, int memory>
```

```
class encoder_lkup
```

Viterbi Encoder with lookup tables

```
sc_core::sc_in_clk clk
```

Input clock

```
sc_in<sc_lv<input>> in
```

Parallel input to be encoded

```
sc_in<sc_lv<memory * input>> polynomials[output]
```

Polynomials to convolve with

```
sc_out<sc_logic> out
```

Serialized encoded output

```
sc_lv<memory * input> curr_state
```

Current State value holder

```
sc_lv<memory * input> next_state_lkup[lookup_size]
```

Next state lookup table. This is filled in by create\_states\_lkup.

```
sc_lv<output> output_lkup[lookup_size]
```

Output lookup table

```
uint div_counter
```

Clock divider counter




Fig. 6.4: Viterbi Encoder with Lookup Tables Class Diagram

void `prc_state_transition` (void)

Transit from one state to the other depending on input and current state. Uses the lookup table to determine the next step.

list `sensitivity`  
`clk.pos()`

void `prc_update_output_lkup` (void)

Updates the output lookup table if any change occurs in the polynomials.

list `sensitivity`  
`polynomials`

---

**Note:** `next_state_lkup[lookup_size]` and `output_lkup[lookup_size]` are filled using `create_states_lkup` and `create_output_lkup` respectively.

---

## Structure

Fig. 6.5 shows the structure of the our Viterbi encoder implementation using lookup tables.




Fig. 6.5: Viterbi Encoder with Lookup Table Circuit

## Simulation Results

The code of the test case of the `viterbi_encoder_lkup` is shown below;

```

1 ...
2
3 static const int n = 2;
4 static const int k = 1;

```

```

5  static const int m = 4;
6
7  ...
8
9  static const int output_size = n * (2* m - k);
10
11 SC_TEST(encoder) {
12     ...
13
14     // Create signals
15     sc_signal<sc_lv<k> > in; //logic vector for shift register
16     sc_signal<sc_logic> out_0; //logic output of output of convolution
17     sc_signal<sc_logic> out_1; //logic output of output of convolution
18
19     sc_signal<sc_lv<m> > mem_bus[k]; //logic vector for shift register
20     sc_signal<sc_lv<m * k> > mem_bus_conv; //logic vector for shift register
21     sc_signal<sc_logic> serial_in_drv[n];
22     sc_signal<sc_lv<m> > polynomials[n];
23     sc_lv<output_size> expected_out = "11110111010111";
24     sc_lv<m> input_out = "1011";
25
26     // Create module
27     encoder<n, k, m> vencoder("ViterbiEncoder");
28     encoder_lkup<n, k, m> vencoder_lkup("ViterbiEncoderLKUP");
29
30     // Assign polynomials
31     polynomials[0] = "1111";
32     polynomials[1] = "1101";
33
34     ...
35
36     vencoder.clk(sys_clock);
37     vencoder.in(in);
38     vencoder.out(out_0);
39
40     vencoder_lkup.clk(sys_clock);
41     vencoder_lkup.in(in);
42     vencoder_lkup.out(out_1);
43
44     // Output verification (11110111010111)
45     current_check_time = 220;
46     SC_EXPECT_AT(sc_logic('0'), out_0, current_check_time, SC_NS);
47     SC_EXPECT_AT(sc_logic('0'), out_1, current_check_time, SC_NS);
48     current_check_time += clock_period / 2;
49
50     for (int i = 0; i < output_size; i++) {
51         SC_EXPECT_AT(sc_logic(expected_out.get_bit(output_size - i - 1)), out_0, current_
↪check_time, SC_NS);
52         SC_EXPECT_AT(sc_logic(expected_out.get_bit(output_size - i - 1)), out_1, current_
↪check_time, SC_NS);
53         current_check_time += clock_period;
54     }
55
56     ...
57
58     // Set the serial input to encode
59     for (int i = 0; i < m; i++) {
60         in = sc_lv<k>(sc_logic(input_out.get_bit(m - i - 1)));

```

```

61   sc_start(2*clock_period, SC_NS);
62   }
63
64   in = "0";
65   sc_start(200, SC_NS);
66
67   }

```

**Note:**

- Both implementation of Viterbi encoder are being tested the same way.
- Both encoders have the same input.
- The input is `b1011` and the expected encoded value `b11110111010111`
- The output is being verified with the `SC_EXPECT_AT`

Fig. 6.6 shows the result of the simulation.




Fig. 6.6: Encoder Simulation Wave Result

**Note:**

- At `200ns` the input starts to be `in` encoded. Both encoders have the same input.
- Just `output` cycles after the encoding starts.
- The encoded value's MSb is transmitted first.
- Every `in` state has to be stable for `output` cycles.
- `out_0` and `out_1` have the same baudrate as the `sys_clock`
- `out_0` and `out_1` present the same behavior as expected
- `out_0` and `out_1` are set back to `sc_logic('0')` after encoding is done (`430ns`).

## Convolution

### Class Diagram

The UML diagram of Fig. 6.7 shows the overview of the class.




Fig. 6.7: Convolution Block Class Diagram

## Class Description

```
template<int width>
```

```
class convolution
```

```
Convolution block
```

```
sc_in<sc_lv<width>> input
```

```
Parallel input to be convolved
```

```
sc_in<sc_lv<width>> polynomial
```

```
Polynomials to convolve with
```

```
sc_out<sc_logic> y
```

```
Convolved output
```

```
void prc_calculate_conv (void)
```

```
Convolution Process. Logic and between input and polynomial and xor reduce the result.
```

```
list sensitivity
```

```
input
```

## Structure

The structure of this module comprises an array of  $input * memory$  and-gates to apply a bit-wise and between the polynomials and the input port. After applying the bit-wise and a xor reduce of all bits have to be applied. This implied  $(input * memory) - 1$  xor-gates applying a xor operation to every bit of the result of the bit-wise and the result of the xor gate of the previous 2 bits (for the first 2 bits the xor-gate is simply apply to both).

## Simulation Results

The code of the test case of the convolution is shown below;

```

1  ...
2
3  static const int reg_width = 3;
4
5  ...
6
7  SC_TEST(convolution) {
8
9      // create channels
10     sc_signal<sc_lv<reg_width> > shift_reg; //logic vector for shift register
11     sc_signal<sc_lv<reg_width> > generator_polynomial; //logic vector for shift register
12     sc_signal<sc_logic> conv_output; //logic output of output of convolution
13
14     // create module
15     convolution<reg_width> convolution("Convolution");
16
17     ...
18
19     generator_polynomial = "101";
20
21     // start simulation
22     shift_reg = "100";
23     sc_start(100, SC_NS);
24
25     shift_reg = "110";
26     sc_start(100, SC_NS);
27
28 }

```

### Note:

- *generator\_polynomial* is constant with value *b101*
- *shift\_reg* starts with value *b100* and changes to *b110* at *100ns*.

Fig. 6.8 shows the result of the simulation.




Fig. 6.8: Convolution Simulation Wave Result

### Note:

- Since the convolution is purely combinational no clock is needed.

This section presents our implementation of the Viterbi decoder.

## Viterbi Decoder

### Class Diagram

The UML diagram of Fig. 7.1 shows the overview of the class.

### Class Description

```
template<int output, int input, int memory>
```

```
class decoder_viterbi
```

```
    Viterbi Decoder
```

```
    sc_core::sc_in_clk clk
```

```
        Input clock
```

```
    sc_in<sc_lv<input>> in
```

```
        Serial input to be decoded
```

```
    sc_in_clk trigger
```

```
        Decoding Trigger
```

```
    sc_in<sc_lv<memory * input>> polynomials[output]
```

```
        Polynomials used for encoding
```

```
    sc_out<sc_logic> out
```

```
        Decoded serial output
```

```
    viterbi_path_s<output_buffer_bit_size> trellis_tree_1kup[MAX_STAGES][states_num]
```

```
        Trellis diagram lookup table. It only stores current stage and next stage. These 2 stages are the only ones needed at every calculation point in time.
```




Fig. 7.1: Viterbi Decoder Class Diagram

`sc_lv<memory * input> next_state_lkp[lookup_size]`  
 Next stage lookup table

`sc_lv<output> output_lkp[lookup_size]`  
 Output lookup table

**uint curr\_trellis\_stage**  
 Overall current stage of the trellis diagram. It doesn't only consider current and next stage. For every stage of the trellis diagram this value get incremented by 1.

**uint serializer\_count**  
 Bit selector counter for output serialization

**bool decoding**  
 Flags that the Viterbi decoder is in decoding state

**bool serializing**  
 Flags that the Viterbi decoder is in serializing state

**sc\_event shift\_stage**  
 This event is trigger every time a stage of the Trellis diagram is completely calculated. Needed to switch to the next state, meaning assigning next state values to current state.

`sc_signal<bool> clk_div`  
 Divided clock signal

`sc_signal<sc_lv<output>> par_in`  
 Parallelized input

`clock_divider<output> *clk_divider`  
 Clock divider

`shift_register<output> *shift_reg`  
 Shift register to parallelize the input

**void prc\_decode\_viterbi (void)**  
 Decode a parallel input using Viterbi algorithm. This process calculate the Viterbi path for one stage of the Trellis diagram. The entire decoding is done when all the needed stages are calculated. The stage calculation is done every time the needed input bits are available, this increases the throughput of the Viterbi decoder, because it doesn't have to have the entire input ready to start decoding.

**list sensitivity**  
 clk\_div.pos()

**void prc\_shift\_stage (void)**  
 Moves the NEXT\_STAGE values of the trellis\_tree\_lkup to the CURR\_STAGE slot.

**list sensitivity**  
 Dynamic sensitivity with shift\_stage event

**void prc\_update\_output\_lkup (void)**  
 Build the output lookup table based on polynomials

**list sensitivity**  
 polynomials

**void prc\_serialize\_output (void)**  
 Serialize the output

**list sensitivity**  
 clk.pos()

void **prc\_decode\_catch\_trigger** (void)  
 Catch the trigger for decoding. Initialize all needed structures for running the Viterbi decoding algorithm.  
 Flags the decoding state after initialization.

list **sensitivity**  
 trigger.pos()

void **prc\_decode\_start\_serializing** (void)  
 Catches the trigger for starting serialization. Flags serializing state and unflags the decoding state.

list **sensitivity**  
 trigger.neg()

uint **get\_metrics** (uint *val\_0*, uint *val\_1*)  
 Calculate the metrics between two values.

#### Parameters

- **unit val\_0** – First value
- **unit val\_1** – Second value

**Returns** Metric value

## Simulation Results

The code of the test case of the viterbi\_decoder is shown below;

```

1  static const int n = 2;
2  static const int k = 1;
3  static const int m = 4;
4
5  ...
6
7  static const int output_size = n * (2* m - k);
8
9  SC_TEST(decoder) {
10
11     // Create signals
12     sc_signal<sc_logic> in;
13     sc_signal<sc_logic> out;
14     sc_lv<4> expected_out;
15     sc_signal<sc_lv<m> > polynomials[n];
16     sc_lv<output_size> in_bus;
17     sc_signal<bool> trigger;
18     uint current_check_time;
19
20
21     expected_out = "1011";
22
23     // Create module
24     decoder_viterbi<n, k, m, out_buff> vdecoder("ViterbiDecoder");
25
26     // Assign polynomials
27     polynomials[0] = "1111";
28     polynomials[1] = "1101";
29
30     ...
31
32     for (int i = 0; i < n; i++) {

```

```

33     ...
34     vdecoder.polynomials[i](polynomials[i]);
35 }
36
37 vdecoder.clk(sys_clock);
38 vdecoder.in(in);
39 vdecoder.out(out);
40 vdecoder.trigger(trigger);
41
42     ...
43
44     // Output verification (1011)
45     current_check_time = 312;
46     SC_EXPECT_AT(sc_logic('0'), out, current_check_time, SC_NS);
47     current_check_time += clock_period;
48     for (int i = 0; i < m; i++) {
49         SC_EXPECT_AT(sc_logic(expected_out.get_bit(m - i - 1)), out, current_check_time,
↳SC_NS);
50         current_check_time += clock_period;
51     }
52
53     current_check_time = 1010;
54     SC_EXPECT_AT(sc_logic('0'), out, current_check_time, SC_NS);
55     current_check_time += clock_period;
56     for (int i = 0; i < m; i++) {
57         SC_EXPECT_AT(sc_logic(expected_out.get_bit(m - i - 1)), out, current_check_time,
↳SC_NS);
58         current_check_time += clock_period;
59     }
60
61
62
63     trigger = false;
64     in = sc_logic('0');
65
66     // Trigger and receive the correct data
67     sc_start(50, SC_NS);
68     trigger = true;
69
70     in_bus = "11110111010111";
71
72     for (int i = 0; i < output_size; i++) {
73         in = in_bus[output_size - i - 1];
74         sc_start(clock_period, SC_NS);
75     }
76
77     in = sc_logic('0');
78
79     sc_start(50, SC_NS);
80     trigger = false;
81
82
83     sc_start(490, SC_NS);
84
85     // Trigger and receive the data with errors
86     in_bus = "01100111010110";
87     trigger = true;
88     for (int i = 0; i < output_size; i++) {

```

```

89     in = in_bus[output_size - i - 1];
90     sc_start(clock_period, SC_NS);
91 }
92 in = sc_logic('0');
93
94 sc_start(5, SC_NS);
95 trigger = false;
96
97 sc_start(500, SC_NS);
98
99 }

```

**Note:**

- At 50ns the correct data starts coming in.
- At 815ns the data with 3 inverted bits starts coming in.

Fig. 7.2 shows the result of the simulation for the correct data being received and Fig. 7.3 shows the results of the simulation for the data with 3 inverted bits.




Fig. 7.2: Decoder Simulation Wave Result

**Note:**

- At 312.5ns the decoding of the correct data starts going out.
- The decoding of the correct data is *b1011*.
- At 1017.5ns the decoding of the data with errors starts going out.
- The decoding of the data with 3 inverted bits is *b1011*.
- The decoding is successful even with errors.




Fig. 7.3: Decoder Simulation With Errors Wave Result

- The metric of best path (with higher metric) passing through every of the 8 states can be seen in the *trellis.state(0-7).metric[31:0]*.
- The possible output of best path (with higher metric) passing through every of the 8 states can be seen in the *trellis.state(0-7).output[15:0]*



## C

clock\_divider (C++ class), 17  
 clock\_divider::clk\_in (C++ member), 17  
 clock\_divider::clk\_out (C++ member), 17  
 clock\_divider::divider\_counter (C++ member), 17  
 clock\_divider::prc\_clock\_divider (C++ function), 17  
 clock\_divider::prc\_clock\_divider::sensitivity (C++ member), 17  
 convolution (C++ class), 37  
 convolution::input (C++ member), 37  
 convolution::polynomial (C++ member), 37  
 convolution::prc\_calculate\_conv (C++ function), 37  
 convolution::prc\_calculate\_conv::sensitivity (C++ member), 37  
 convolution::y (C++ member), 37  
 create\_output\_lkup (C++ function), 14  
 create\_states\_lkup (C++ function), 14

## D

decoder\_viterbi (C++ class), 39  
 decoder\_viterbi::clk (C++ member), 39  
 decoder\_viterbi::clk\_div (C++ member), 41  
 decoder\_viterbi::clk\_divider (C++ member), 41  
 decoder\_viterbi::curr\_trellis\_stage (C++ member), 41  
 decoder\_viterbi::decoding (C++ member), 41  
 decoder\_viterbi::get\_metrics (C++ function), 42  
 decoder\_viterbi::in (C++ member), 39  
 decoder\_viterbi::next\_state\_lkup (C++ member), 39  
 decoder\_viterbi::out (C++ member), 39  
 decoder\_viterbi::output\_lkup (C++ member), 41  
 decoder\_viterbi::par\_in (C++ member), 41  
 decoder\_viterbi::polynomials (C++ member), 39  
 decoder\_viterbi::prc\_decode\_catch\_trigger (C++ function), 42  
 decoder\_viterbi::prc\_decode\_catch\_trigger::sensitivity (C++ member), 42  
 decoder\_viterbi::prc\_decode\_start\_serializing (C++ function), 42

decoder\_viterbi::prc\_decode\_start\_serializing::sensitivity (C++ member), 42  
 decoder\_viterbi::prc\_decode\_viterbi (C++ function), 41  
 decoder\_viterbi::prc\_decode\_viterbi::sensitivity (C++ member), 41  
 decoder\_viterbi::prc\_serialize\_output (C++ function), 41  
 decoder\_viterbi::prc\_serialize\_output::sensitivity (C++ member), 41  
 decoder\_viterbi::prc\_shift\_stage (C++ function), 41  
 decoder\_viterbi::prc\_shift\_stage::sensitivity (C++ member), 41  
 decoder\_viterbi::prc\_update\_output\_lkup (C++ function), 41  
 decoder\_viterbi::prc\_update\_output\_lkup::sensitivity (C++ member), 41  
 decoder\_viterbi::serializer\_count (C++ member), 41  
 decoder\_viterbi::serializing (C++ member), 41  
 decoder\_viterbi::shift\_reg (C++ member), 41  
 decoder\_viterbi::shift\_stage (C++ member), 41  
 decoder\_viterbi::trellis\_tree\_lkup (C++ member), 39  
 decoder\_viterbi::trigger (C++ member), 39

## E

encoder (C++ class), 27  
 encoder::clk (C++ member), 27  
 encoder::clk\_div (C++ member), 29  
 encoder::clk\_divider (C++ member), 29  
 encoder::conv\_block (C++ member), 29  
 encoder::conv\_outs (C++ member), 29  
 encoder::conv\_par\_bus (C++ member), 29  
 encoder::data\_in\_drv (C++ member), 29  
 encoder::in (C++ member), 27  
 encoder::mem\_bus (C++ member), 29  
 encoder::mem\_bus\_conv (C++ member), 27  
 encoder::out (C++ member), 27  
 encoder::polynomials (C++ member), 27  
 encoder::prc\_arrange\_memory\_bus (C++ function), 29  
 encoder::prc\_arrange\_memory\_bus::sensitivity (C++ member), 29  
 encoder::prc\_split\_input (C++ function), 29

encoder::prc\_split\_input::sensitivity (C++ member), 29  
 encoder::prc\_update\_conv\_par\_bus (C++ function), 29  
 encoder::prc\_update\_conv\_par\_bus::sensitivity (C++ member), 29  
 encoder::register\_bank (C++ member), 29  
 encoder::serial (C++ member), 29  
 encoder\_lkup (C++ class), 32  
 encoder\_lkup::clk (C++ member), 32  
 encoder\_lkup::curr\_state (C++ member), 32  
 encoder\_lkup::div\_counter (C++ member), 32  
 encoder\_lkup::in (C++ member), 32  
 encoder\_lkup::next\_state\_lkp (C++ member), 32  
 encoder\_lkup::out (C++ member), 32  
 encoder\_lkup::output\_lkp (C++ member), 32  
 encoder\_lkup::polynomials (C++ member), 32  
 encoder\_lkup::prc\_state\_trasition (C++ function), 32  
 encoder\_lkup::prc\_state\_trasition::sensitivity (C++ member), 34  
 encoder\_lkup::prc\_update\_output\_lkup (C++ function), 34  
 encoder\_lkup::prc\_update\_output\_lkup::sensitivity (C++ member), 34

## S

SC\_EXPECT\_AFTER (C macro), 12  
 SC\_EXPECT\_AT (C macro), 10  
 SC\_SETUP (C macro), 12  
 SC\_SIGNAL\_SET (C macro), 12  
 SC\_STRACE (C macro), 10  
 SC\_TEARDOWN (C macro), 12  
 SC\_TEST (C macro), 10  
 SC\_TRACE (C macro), 10  
 serializer (C++ class), 19  
 serializer::clk\_in (C++ member), 19  
 serializer::output\_selector (C++ member), 20  
 serializer::par\_in (C++ member), 19  
 serializer::prc\_serializer (C++ function), 20  
 serializer::prc\_serializer::sensitivity (C++ member), 20  
 serializer::prc\_serializer\_counter\_reset (C++ function), 20  
 serializer::prc\_serializer\_counter\_reset::sensitivity (C++ member), 20  
 serializer::prc\_serializer\_counter\_update (C++ function), 20  
 serializer::prc\_serializer\_counter\_update::sensitivity (C++ member), 20  
 serializer::ser\_out (C++ member), 19  
 serializer::ser\_trig (C++ member), 19  
 shift\_register (C++ class), 22  
 shift\_register::clk (C++ member), 22  
 shift\_register::data\_in (C++ member), 22  
 shift\_register::prc\_shift\_register (C++ function), 23  
 shift\_register::prc\_shift\_register::sensitivity (C++ member), 23

shift\_register::q (C++ member), 22  
 shift\_register::q\_state (C++ member), 23

## V

viterbi\_path\_s (C++ class), 13  
 viterbi\_path\_s::is\_alive (C++ member), 14  
 viterbi\_path\_s::metric\_value (C++ member), 14  
 viterbi\_path\_s::operator= (C++ function), 14  
 viterbi\_path\_s::operator== (C++ function), 14  
 viterbi\_path\_s::path\_output (C++ member), 14  
 viterbi\_path\_s::path\_size (C++ member), 14  
 viterbi\_path\_s::sc\_trace (C++ function), 14