Qucs Team (2014)

2018åźť 07æl J Ĺ 25æŮě

Contents:

Qucs Help Documentation, ãČłãČłãČijãĆź 0.0.19

Background The 'Quite universal circuit simulator' Ques (pronounced: kju:ks) is an open source circuit simulator developed by a group of engineers, scientists and mathematicians under the GNU General Public License (GPL). Ques is the brain-child of German Engineers Michael Margraf and Stefan Jahn. Since its initial public release in 2003 around twenty contributors, from all regions of the world, have invested their expertise and time to support the development of the software. Both binary and source code releases take place at regular intervals. Ques numbered releases and day-to-day development code snapshots can be downloaded from (http://ques.sourceforge.net). Versions are available for Linux (Ubuntu and other distributions), Mac OS X Âl' and the Windows Âl' 32 bit operating system.

In the period since Ques was first released it has evolved into an advanced circuit simulation and device modelling tool with a user friendly "graphical user interface" (GUI) for circuit schematic capture, for investigating circuit and device properties from DC to RF and beyond, and for launching other circuit simulation software, including the FreeHDL (VHDL) and Icarus Verilog digital simulators. Ques includes built-in code for processing and visualising simulation output data. Ques also allows users to process post-simulation data with the popular Octave numerical data analysis package. Similarly, circuit performance optimisation is possible using the A SPICE Circuit Optimizer (ASCO) package or Python code linked to Ques.

Between 2003, and January 2015, the sourceforge Ques download statistics show that over one million downloads of the software have been recorded. As well as extensive circuit simulation capabilities Ques supports a full range of device modelling features, including non-linear and RF equation-defined device modelling and the use of the Verilog-A hardware description language (HDL) for compact device modelling and macromodelling. Recent extensions to the software aim to diversify the Ques modelling facilities by running the Berkeley "Model and Algorithm Prototyping Platform" (MAPP) in parallel with Ques, using Octave launched from the Ques GUI. In the future, as the Ques project evolves, the software will also provide circuit designers with a choice of simulation engine selected from the Ques built-in code, ngspice and Xyce Âl'.

Ques is a large software package which takes time to learn. Incidentally, this statement is also true for other GPL circuit simulators. New users must realise that to get the best from the software some effort is required on their part. In particular, one of the best ways to become familiar with Ques is to learn a few basic user rules and how to apply them. Once these have been mastered users can move on with confidence to next level of understanding. Eventually, a stage will be reached which allows Ques to be used productively to model devices and to investigate the performance of circuits. Ques is equally easy to use by absolute beginners, like school children learning the physics of electrical circuits consisting of a battery and one or more resistors, as it is by cutting edge engineers working on the modelling of sub-nano sized RF MOS transistors with hundreds of physical parameters.

The primary purpose of these notes is to provide Qucs users with a source of reference for the operation and capabilities of the software. The information provided also indicates any known limitations and, if available, provides details of any work-arounds. Qucs is a high level scientific/engineering tool who's operation and performance does require users to understand the basic mathematical, scientific and engineering principles underlying the operation of electronic devices and the design and analysis of electronic circuits. Hence, the individual sections of the Qucs-Help document include material of a technical nature mixed in with details of the software operation. Most sections introduce a number of worked design and simulation examples. These have been graded to help readers with different levels of understand get the best from the Qucs circuit simulator. Qucs-Help is a dynamic document which will change with every new release of the Qucs software. At this time, Qucs release 0.0.19, the document is far from complete but given time it will improve.

Getting Started with Ques Analogue Circuit Simulation Ques is a scientific/engineering software package for analogue and digital circuit simulation, including linear and non-linear DC analysis, small signal S parameter circuit analysis, time domain transient analysis and VHDL/Verilog digital circuit simulation. This section of the Ques-Help document introduces readers to the basic steps involved in Ques analogue circuit simulation. When Ques is launched for the first time, it creates a directory called .ques within the user's home directory. All files involved in Ques simulations are saved in the .ques directory or in one of it's sub-directories. After Ques has been launched, the software displays a Graphical User Interface window (GUI) similar, or the same, to the one shown in Figure 1.

Figure 1 - Qucs main window

Before using Ques it is advisable to set the program application settings. This is done from the File \rightarrow Application Settings menu. Clicking on Application Settings causes the EditQuesProperties window to be displayed, see Figure 2. Complete, with appropriate entries for your Ques installation, the Settings, Source Code Editor, File Types and Locations menus.

Figure 2 - QucsEditProperties window

On launching Ques a working area labelled (6) appears at the centre of the GUI. This window is used for displaying schematics, numerical and algebraic model and circuit design data, numerical output data, and signal waveforms and numerial data visualised as graphs, see Figure 3. Clicking, with the left hand mouse button on any of the entries in the tabular bar labelled (5) allows users to quickly switch between the currently open documents. On the left hand side of the Ques main window is a third area labelled (1) whose content depends on the status of **Projects** (2), **Content** (3), **Components** (4) or **Libraries**. After running Ques, the **Projects** tab is activated. However note, when Ques is launched for the first time the **Projects** list is empty.

Figure 3 - Qucs main window with working areas labelled

To enter a new project left click on the **New** button located on the right above window (1). This action causes a Ques GUI dialogue to open. Enter the name of a Ques project in the box provided, for example enter *QuesHelpFig* and click on the **OK** button. Ques then creates a project directory in the \sim /.ques directory. In the example shown in Figure 3 this is called **QuesHelpFig_prj**. Every file belonging to this new project is saved within the **QuesHelpFig_prj** directory. On creation a new project is immediately opened and it's name displayed on the Ques window title bar. The left tabular bar is then switched to **Content**, and the content of the currently opened project displayed. To save an open document click on the **save** button (or use the main menu: **File** \rightarrow **Save**). This step initiates a sequence which saves the document displayed in area (6). To complete the save sequence the program will request the name of your new document. Enter *firstSchematic*, or some other suitable name, and click on the **OK** button to complete the save sequence.

As a first example to help you get started with Ques enter and run the simple DC circuit shown in Figure 3. The circuit illustrated is a two resistor voltage divider network connected to a fixed value DC voltage source. Start by clicking on the **Components** tab. This action causes a combo box to be displayed from which a component group may be choosen and the required components selected. Choose components group **lumped components** and click on the first symbol: **Resistor**. Next move the mouse cursor into area (6). Pressing the right mouse button rotates the **Resistor** symbol. Similarly, pressing the left mouse button places the components shown in Figure 3. The independent DC voltage source is located in the **sources** group. The ground symbol can be found in the **lumped components** group or selected from the Ques toolbar. The icon requesting DC simulation is listed in the **simulations** group. To edit the parameters of the second resistor, double-click on it. A dialogue opens which allows the resistor value to be changed; enter *100 Ohm* in the edit field on the right hand side and click enter.

To connect the circuit components shown in Figure 3, click on the wire toolbar button (or use the main menu: **Insert** \rightarrow **Wire**). Move the cursor onto an open component port (indicated by a small red circle at the end of a blue wire). Clicking on it starts the wire drawing sequence. Now move the drawing cursor to the end point of a wire (normally this is a second red circle attached to a placed component) and click again.

Two components are now connected. Repeat the drawing sequence as many times as required to wire up the example circuit. If you want to change the corner direction of a wire, click on the right mouse button before moving to an end point. You can also end a wire without clicking on an open port or on a wire; just double-click the left mouse button.

As a final step before DC simulation label the node, or nodes, who's DC voltage is required, for example the wire connecting resistors **R1** and **R2**. Click on the label toolbar button (or use the menu: **Insert** \rightarrow **Wire Label**). Now click on the chosen wire. A dialogue opens allowing a node name to be entered. Type *divide* and click the **OK** button. If you have drawn the test schematic correctly the entered schematic should look the same, or be similar to, the one shown in Figure 3.

To start DC simulation click on the **Simulate** toolbar button (or use menu: **Simulation** \rightarrow **Simulate**). A simulation window opens and a sliding bar reports simulation progress. Normally, all this happens so fast that you only see a short flickering on the PC display (this depends on the speed of your PC). After finishing a simulation successfully Ques opens a data display window. This replaces the schematic entry window labelled (6) in Figure 3. Next the **Components** \rightarrow **diagrams** toolbar is opened. This allows the simulation results to be listed. Click on the **Tabular** item and move it to the display working area, placing it by clicking the left hand mouse button. A dialogue opens allowing selection of the named signals you wish to list, see Figure 4. On the left hand side of the **Tabular** dialogue (called Edit Diagram Properties) is listed the node name: **divide.V**. Double-click on it and it will be transferred to the right hand side of the dialogue. Leave the dialogue by clicking the **OK** button. The DC simulation voltage data for node **divide** should now be listed in a box on the data display window, with a value of 0.666667 volts.

Getting Started with Optimization For circuit optimization, Ques uses the ASCO tool (http://asco. sourceforge.net/). A brief description on how to prepare your schematic, execute and interpret the results is given below. Before using this functionality, ASCO must be installed on the computer.

Optimization of a circuit is nothing more than the minimization of a cost function. It can either be the delay or the rise time of a digital circuit, or the power or gain of an analog circuit. Another possibility is defining the optimization problem as a composition of functions, leading in this case to the definition of a figure-of-merit.

To setup a netlist for optimization two things must be added to the already existing netlist: insert equation(s) and the optimization component block. Take the schematic from Figure 1 and change it until you have the resulting schematic given in Figure 2.

Figure 1 - Initial schematic.

Figure 2 - Prepared schematic.

Now, open the optimization component and select the optimization tab. From the existing parameters, special attention should be paid to 'Maximum number of iterations', 'Constant F' and 'Crossing over factor'. Over- or underestimation can lead to a premature convergence of the optimizer to a local minimum or, a very long optimization time.

Figure 3 - Optimization dialog, algorithm options.

In the Variables tab, defining which circuit elements will be chosen from the allowed range, as shown in Figure 4. The variable names correspond to the identifiers placed into properties of components and **not** the components' names.

Figure 4 - Optimization dialog, variables options.

Finally, go to Goals where the optimization objective (maximize, minimize) and constraints (less, greater, equal) are defined. ASCO then automatically combines them into a single cost function, that is then minimized.

Figure 5 - Optimization dialog, goals options.

The next step is to change the schematic, and define which circuit elements are to be optimized. The resulting schematic is show in Figure 6.

Figure 6 - New Ques main window.

The last step is to run the optimization, i.e. the simulation by pressing F2. Once finished, which takes a few seconds on a modern computer, the best simulation results is shown in the graphical waveform viewer.

Figure 7 - Ques results window.

The best found circuit sizes can be found in the optimization dialog, in the Variables tab. They are now the initial values for each one of introduced variables (Figure 8).

Figure 8 - The best found circuit sizes.

By clicking the "Copy current values to equation" button, an equation component defining all the optimization variables with the values of the "initial" column will be copied to the clipboard and can be pasted to the schematic after closing the optimization dialog. The resulting schematic will be as shown in the next figure.

Figure 9 - Schematic with optimized values.

in case you need to do further modifications to the schematic, the optimization component can now be disabled and the optimized values from the pasted equation will be used.

You can change the number of figures shown for the optimized values in the optimization dialog by rightclicking on the "initial" table header and selecting the "Set precision" menu, as shown in the following figure.

Figure 10 - Changing the displayed variables precision.

Getting Started with Octave Scripts Ques can also be used to develop Octave scripts (see http://www.octave.org). This document should give you a short description on how to do this.

If the user creates a new text document and saves it with the Octave extension, e.g. 'name.m' then the file will be listed at the Octave files of the active project. The script can be executed with F2 key or by pressing the simulate button in the toolbar. The output can be seen in the Octave window that opens automatically (per default on the right-hand side). At the bottom of the Octave window there is a command line where the user can enter single commands. It has a history function that can be used with the cursor up/down keys.

There are two Octave functions that load Ques simulation results from a dataset file: loadQuesVariable() and loadQuesDataset(). Please use the help function in the Octave command line to learn more about them (i.e. type help loadQuesVariable and help loadQuesDataset).

Postprocessing

Octave can also be used for automatic postprocessing of a Ques simulation result. This is done by editing the data display file of a schematic (Document Settings... in File menu). If the filename of an Octave script (filename extension m) from the same project is entered, this script will be executed after the simulation is finished.

Short Description of Actions

General Actions

(valid in all modes)

mouse wheelScrolls vertically the drawing area. You can also scroll outside the current
size.mouse wheel + Shift ButtonScrolls horizontally the drawing area. You can also scroll outside the current
size.mouse wheel + Ctrl ButtonZooms into or outof the drawing area.drag'n'drop file into document Tries to open file as Ques schematic or data display.

"Select"-Mode

(Menu: Edit->Select)

left Selects the element below the mouse cursor. If several components are placed there, you can clicking mousseveral times in order to select the wanted one. Keeping the mouse button pressed, you can move the but component below the mouse cursor and all selected ones. If you want to fine position the components, ton press the CTRL key during moving and the grid is disabled. Keeping the mouse button pressed without any element below it opens a rectangle. After releasing the mouse button, all elements within this rectangle are selected. A selected diagram or painting can be resized by pressing the left mouse button over one of its corners and moving by keeping the button pressed. After clicking on a component text, it can be edited directly. The enter key jumps to the next property. If the property is a selection list, it can only be changed with the cursor up/down keys. Clicking on a circuit node enters the "wire mode". left Allows more than one element to be selected, i.e. selecting an element does not deselect the others. motSticking on a selected element deselects it. This mode is also valid for selecting by opening a rectangle but-(see item before). ton Ċtrl Button righClicking on a wire selects a single straight line instead of the complete line. mouse button dou Opens a dialog to edit the element properties (The labels of wires, the parameters of components, etc.). click right mouse button

"Insert Component"-Mode

(Click on a component/diagram in the left area)

left mouse button Place a new instance of the component onto the schematic. right mouse buttonRotate the component. (Has no effect on diagrams.)

"Wire"-Mode

(Menu: Insert->Wire)

left mouse buttonSets the starting/ending point of the wire.right mouse buttonChanges the direction of the wire corner (first left/right or first up/down).double-click right mouse buttonEnds a wire without being on a wire or a port.

"Paste"-Mode

(Menu: Edit->Paste)

left mouse button Place the elements onto the schematic (from the clipboard). right mouse buttonRotate the elements.

Mouse in "Content" Tab

Selects file. Opens file. Displays menu with: "open"	open selected file
"rename"	change name of selected file
"delete"	delete selected file
"delete group	delete selected file and its relatives

(schematic, data display, dataset)

Keyboard

left click double-click right click

Many actions can be activated/done by the keyboard strokes. This can be seen in the main menu right beside the command. Some further key commands are shown in the following list:

"Delete"orDeletes the selected elements or enters the delete mode if no element is selected."Backspace""CursorCursorChanges the position of selected markers on their graphs. If no marker is selected, moveleft/rightselected elements. If no element is selected, scroll document area.CursorChanges the position of selected markers on more-dimensional graphs. If no marker is selected,up/downmove selected elements. If no element is selected, scroll document area.TabulatorChanges to the next open document (according to the TabBar above).

Working with Subcircuits Subcircuits are used to bring more clarity into a schematic. This is very useful in large circuits or in circuits, in which a component block appears several times.

In Ques, each schematic containing a subcircuit port is a subcircuit. You can get a subcircuit port by using the toolbar, the components listview (in lumped components) or the menu (Insert->Insert port). After placing all subcircuit ports (two for example) you need to save the schematic (e.g. CTRL-S). By taking a look into the content listview (figure 1) you see that now there is a "2-port" right beside the schematic name (column "Note"). This note marks all documents which are subcircuits. Now change to a schematic where you want to use the subcircuit. Then press on the subcircuit name (content listview). By entering the document area again, you see that you now can place the subcircuit into the main circuit. Do so and complete the schematic. You can now perform a simulation. The result is the same as if all the components of the subcircuit are placed into the circuit directly.

Figure 1 - Accessing a subcircuit

If you select a subcircuit component (click on its symbol in the schematic) you can step into the subcircuit schematic by pressing CTRL-I (of course, this function is also reachable via toolbar and via menu). You can step back by pressing CTRL-H.

If you do not like the component symbol of a subcircuit, you can draw your own symbol and put the component text at your favourite position. Just make the subcircuit schematic the current and go to the menu: File->Edit Circuit Symbol. If you have not yet drawn a symbol for this circuit. A simple symbol is created automatically. You now can edit this symbol by painting lines and arcs. After finished, save it. Now place it on another schematic, and you have a new symbol.

Just like all other components, subcircuits can have parameters. To create your own parameters, go back to the editor where you edited the subcircuit symbol and double-click on the subcircuit parameter text (SUB1 in the Figure 1). A dialog appears and you now can fill in parameters with default values and descriptions. When you are ready, close the dialog and save the subcircuit. In every schematic where the subcircuit is placed, it owns the new parameters which can be edited as in all other components.

Subcircuits with Parameters

A simple example using subcircuits with parameters and equations is provided here.

Create a subcircuit:

Create a new project

New schematic (for subcircuit)

Add a resistor, inductor, and capacitor, wire them in series, add two ports

Save the subcircuit as RLC.sch

Give value of resistor as 'R1'

Add equation 'ind = L1',

Give value of inductor as 'ind'

Give value of capacitor as 'C1'

File > Edit Circuit Symbol Double click on the 'SUB File=name' tag under the rectangular box Add name = R1, default value = 1Add name = L1, default value = 1Add name = C1, default value = 1OK Insert subcircuit and define parameters: New schematic (for testbench) Save Test RLC.sch Project Contents > pick and place the above RLC subcircuit Add AC voltage source (V1) and ground Add AC simulation, from 140Hz to 180Hz, 201 points Set on the subcircuit symbol R1=1L1=100e-3 C1=10e-6 Simulate Add a Cartesian diagram, plot V1.i The result should be the resonance of the RLC circuit. The parameters of the RLC subcircuit can be changed on the top schematic. Getting Started with Digital Simulations Ques is also a graphical user interface for performing digital

Save

simulations. This document should give you a short description on how to use it.

For digital simulations Qucs uses the FreeHDL program (http://www.freehdl.seul.org). So the FreeHDL package as well as the GNU C++ compiler must be installed on the computer.

There is no big difference in running an analog or a digital simulation. So having read the Getting Started for analog simulations, it is now easy to get a digital simulation work. Let us compute the truth table of a simple logical AND cell. Select the digital components in the combobox of the components tab on the left-hand side and build the circuit shown in figure 1. The digital simulation block can be found among the other simulation blocks.

The digital sources SI and S2 are the inputs, the node labeled as Output is the output. After performing the simulation, the data display page opens. Place the diagram *truth table* on it and insert the variable Output. Now the truth table of a two-port AND cell is shown. Congratulation, the first digital simulation is done!

Figure 1 - Qucs main window

A truth table is not the only digital simulation that Ques can perform. It is also possible to apply an arbitrary signal to a circuit and see the output signal in a timing diagram. To do so, the parameter *Type* of the simulation block must be changed to *TimeList* and the duration of the simulation must be entered in the next parameter. The digital sources have now a different meaning: They can output an arbitrary bit sequence by defining the first bit (low or high) and a list that sets the times until the next change of state. Note that this list repeats itself after its end. So, to create a 1GHz clock with pulse ratio 1:1, the list writes: 0.5ns; 0.5ns

To display the result of this simulation type, there is the diagram *timing diagram*. Here, the result of all output nodes can be shown row by row in one diagram. So, let's have fun...

VHDL File Component

More complex and more universal simulations can be performed using the component "VHDL file". This component can be picked up from the component list view (section "digital components"). Nevertheless the recommended usage is the following: The VHDL file should be a member of the project. Then go to the content list view and click on the file name. After entering the schematic area, the VHDL component can be placed.

The last entity block in the VHDL file defines the interface, that is, all input and output ports must be declared here. These ports are also shown by the schematic symbol and can be connected to the rest of the circuit. During simulation the source code of the VHDL file is placed into the top-level VHDL file. This must be considered as it causes some limitations. For example, the entity names within the VHDL file must differ from names already given to subcircuits. (After a simulation, the complete source code can be seen by pressing F6. Use it to get a feeling for this procedure.)

Short Description of Mathematical Functions The following operations and functions can be applied in Ques equations. For detailed description please refer to the "Measurement Expressions Reference Manual".

Parameters in brackets "[]" are optional.

Operators

Arithmetic Operators

+x Unary plus -x Unary minus x+yAddition x-ySubtraction x*yMultiplication x/yDivision x%yModulo (remainder of division) x^yPower

Logical Operators

 $\begin{array}{ll} !x & \text{Negation} \\ \texttt{x\&\&y} & \text{And} \\ \texttt{x} \mid \texttt{|y} & \text{Or} \\ \texttt{x^^y Exclusive or} \\ \texttt{x?y:zAbbreviation for conditional expression - if x then y else z} \\ \texttt{x==y} & \text{Equal} \\ \texttt{x!=y} & \text{Not equal} \\ \texttt{x<y} & \text{Less than} \\ \texttt{x<=y} & \text{Less than or equal} \\ \texttt{x>y} & \text{Larger than} \\ \texttt{x>=y} & \text{Larger than or equal} \\ \end{array}$

Math Functions

Vectors and Matrices: Creation

eye (n)Creates n x n identity matrixlength (y)Returns the length of the y vectorlinspace (from, to, n) Real vector with n lin spaced components between from and tologspace (from, to, n) Real vector with n log spaced components between from and to

Vectors and Matrices: Basic Matrix Functions

adjoint (x) Adjoint matrix of x (transposed and conjugate complex)
det(x) Determinant of a matrix x
inverse(x) Inverse matrix of x
transpose(x) Transposed matrix of x (rows and columns exchanged)

Elementary Mathematical Functions: Basic Real and Complex Functions

abs(x) angle(x) arg(x) conj(x) deg2rad(x) hypot(x,y)	Absolute value, magnitude of complex number Phase angle in radians of a complex number. Synonym for arg() Phase angle in radians of a complex number Conjugate of a complex number Converts phase from degrees into radians Euclidean distance function
imag(x) mag(x)	Imaginary part of a complex number Magnitude of a complex number
norm(x)	Square of the absolute value of a vector
phase(x)	Phase angle in degrees of a complex number
polar(m,p)	Transform polar coordinates m and p into a complex number
rad2deg(x)	Converts phase from radians into degrees
real(x)	Real part of a complex number
sign(x)	Signum function
sqr(x)	Square (power of two) of a number
sqrt(x)	Square root
<pre>unwrap(p[,tol[,step]]</pre>) Unwrap angle p (radians) – defaults step $=2\mathrm{pi},$ tol $=\mathrm{pi}$

Elementary Mathematical Functions: Exponential and Logarithmic Functions

exp(x)	Exponential function to basis e
limexp(x)	Limited exponential function
log10(x)	Decimal logarithm
log2(x)	Binary logarithm
ln(x)	Natural logarithm (base e)

Elementary Mathematical Functions: Trigonometry

cos(x)	Cosine function
cosec(x)	Cosecant
cot(x)	Cotangent function
sec(x)	Secant
sin(x)	Sine function
tan(x)	Tangent function

Elementary Mathematical Functions: Inverse Trigonometric Functions

arccos(x)	Arc cosine (also known as "inverse cosine")
arccosec(x)	Arc cosecant
arccot(x)	Arc cotangent
arcsec(x)	Arc secant
arcsin(x)	Arc sine (also known as "inverse sine")
arctan(x[,y]) Arc tangent (also known as "inverse tangent")

Elementary Mathematical Functions: Hyperbolic Functions

	Hyperbolic	
cosech(x)	Hyperbolic	cosecant
coth(x)	Hyperbolic	
sech(x)	Hyperbolic	
sinh(x)	Hyperbolic	sine
tanh(x)	Hyperbolic	tangent

Elementary Mathematical Functions: Inverse Hyperbolic Functions

	Hyperbolic area cosine
arcosech(x)	Hyperbolic area cosecant
arcoth(x)	Hyperbolic area cotangent
arsech(x)	Hyperbolic area secant
arsinh(x)	Hyperbolic area sine
artanh(x)	Hyperbolic area tangent

Elementary Mathematical Functions: Rounding

ceil(x) Round to the next higher integer
fix(x) Truncate decimal places from real number
floor(x) Round to the next lower integer
round(x) Round to nearest integer

Elementary Mathematical Functions: Special Mathematical Functions

besseli0(x)	Modified Bessel function of order zero
besselj(n,x)	Bessel function of first kind and n-th order
bessely(n,x)	Bessel function of second kind and n-th order
erf(x)	Error function
erfc(x)	Complementary error function
erfinv(x)	Inverse error function
erfcinv(x)	Inverse complementary error function
sinc(x)	Sinc function $(\sin(x)/x \text{ or } 1 \text{ at } x = 0)$
step(x)	Step function

Data Analysis: Basic Statistics

avg(x[,range]) Average of vector x. If range given x must have a single data dependency
cumavg(x)	Cumulative average of vector elements
max(x,y)	Returns the greater of the values x and y
<pre>max(x[,range]</pre>) Maximum of vector x. If range given x must have a single data dependency
min(x,y)	Returns the lesser of the values x and y
<pre>min(x[,range]</pre>) Minimum of vector x. If range is given x must have a single data dependency
rms(x)	Root Mean Square of vector elements
runavg(x)	Running average of vector elements
stddev(x)	Standard deviation of vector elements
variance(x)	Variance of vector elements
random()	Random number between 0.0 and 1.0
<pre>srandom(x)</pre>	Give random seed

Data Analysis: Basic Operation

cumprod(x)	Cumulative product of vector elements
cumsum(x)	Cumulative sum of vector elements
<pre>interpolate(f,x[,n])</pre>	Spline interpolation of vector f using n equidistant points of x
prod(x)	Product of vector elements
sum(x)	Sum of vector elements
xvalue(f,yval)	Returns x-value nearest to yval in single dependency vector f
yvalue(f,xval)	Returns y-value nearest to xval in single dependency vector f

Data Analysis: Differentiation and Integration

ddx (expr,var) Derives mathematical expression expr with respect to the variable var diff(y,x[,n]) Differentiate vector y with respect to vector x n times. Defaults to n = 1 integrate(x,h) Integrate vector x numerically assuming a constant step-size h

Data Analysis: Signal Processing

dft (x)Discrete Fourier Transform of vector xfft (x)Fast Fourier Transform of vector xfftshift (x)Shuffles the FFT values of vector x to move DC to the center of the vectorFreq2Time (V, f) Inverse Discrete Fourier Transform of function V(f) interpreting it physicallyidft (x)Inverse Discrete Fourier Transform of vector xifft (x)Inverse Fast Fourier Transform of vector xkbd(x[,n])Kaiser-Bessel derived windowTime2Freq(v,t) Discrete Fourier Transform of function v(t) interpreting it physically

Electronics Functions

Unit Conversion

dB (x) dB value
dbm(x) Convert voltage to power in dBm
dbm2w(x) Convert power in dBm to power in Watts
w2dbm(x) Convert power in Watts to power in dBm
vt(t) Thermal voltage for a given temperature t in Kelvin

Reflection Coefficients and VSWR

```
rtoswr(x) Converts reflection coefficient to voltage standing wave ratio (VSWR)
rtoy(x[,zref]) Converts reflection coefficient to admittance; default zref = 50 ohms
rtoz(x[,zref]) Converts reflection coefficient to impedance; default zref = 50 ohms
ytor(x[,zref]) Converts admittance to reflection coefficient; default zref = 50 ohms
ztor(x[,zref]) Converts impedance to reflection coefficient; default zref = 50 ohms
```

N-Port Matrix Conversions

```
stos(s, zref[, z0])Converts S-parameter matrix to S-parameter matrix with a different Z0stoy(s[, zref])Converts S-parameter matrix to Y-parameter matrixstoz(s[, zref])Converts S-parameter matrix to Z-parameter matrixtwoport(m, from, to) Converts a two-port matrix: from and to are 'Y', 'Z', 'H', 'G', 'A', 'S' and 'T'.ytos(y[, z0])Converts Y-parameter matrix to Z-parameter matrixytoz(y)Converts Y-parameter matrix to Z-parameter matrixztos(z[, z0])Converts Z-parameter matrix to S-parameter matrixztoy(z)Converts Z-parameter matrix to Y-parameter matrix
```

Amplifiers

<pre>GaCircle(s,Ga[,arcs])</pre>	Available power gain Ga circles (source plane)
<pre>GpCircle(s,Gp[,arcs])</pre>	Operating power gain Gp circles (load plane)
Mu(s)	Mu stability factor of a two-port S-parameter matrix
Mu2(s)	Mu' stability factor of a two-port S-parameter matrix
NoiseCircle(Sopt, Fmin, Rn, F[, Arcs])	
PlotVs(data,dep)	Returns data selected from data: dependency dep
Rollet(s)	Rollet stability factor of a two-port S-parameter matrix
<pre>StabCircleL(s[,arcs])</pre>	Stability circle in the load plane
<pre>StabCircleS(s[,arcs])</pre>	Stability circle in the source plane
StabFactor(s)	Stability factor of a two-port S-parameter matrix
StabMeasure(s)	Stability measure B1 of a two-port S-parameter matrix

Nomenclature

Ranges

LO:H]	Range from LO to HI
:HI	Up to HI
LO:	From LO
:	No range limitations

Matrices and Matrix Elements

M The whole matrix M M[2,3]Element being in 2nd row and 3rd column of matrix M M[:,3]Vector consisting of 3rd column of matrix M

Immediate

2.5	Real number
1.4+j5.1	Complex number
[1,3,5,7]	Vector
[11,12;21,22]] Matrix

Number suffixes

Eexa, 1e+18
Ppeta, 1e+15
Ttera, $1e+12$
Ggiga, 1e+9
Mmega, $1e+6$
kkilo, $1e+3$
mmilli, 1e-3
umicro, 1e-6
nnano, 1e-9
ppico, 1e-12
ffemto, 1e-15
aatto, 1e-18

Name of Values

	S-parameter value
nodename.V	DC voltage at node <i>nodename</i>
name.I	DC current through component <i>name</i>
nodename.v	AC voltage at node <i>nodename</i>
name.i	AC current through component <i>name</i>
nodename.vnAC noise voltage at node nodename	
<i>name</i> .in	AC noise current through component <i>name</i>
nodename.Vt	Transient voltage at node <i>nodename</i>
<i>name</i> .It	Transient current through component <i>name</i>

Note: All voltages and currents are peak values. Note: Noise voltages are RMS values at 1 Hz bandwidth.

Constants

- i, jImaginary unit ("square root of -1")
- pi $4*\arctan(1) = 3.14159...$
- e Euler = 2.71828...
- kb Boltzmann constant = 1.38065e-23 J/K
- q Elementary charge = 1.6021765e-19 C

List of Special Characters It is possible to use special characters in the text painting and in the text of the diagram axis labels. This is done by using LaTeX tags. The following table contains a list of currently available characters.

Note: Which of those characters are correctly displayed depends on the font used by Qucs!

Small Greek letters

LaTeX tagUnicodeDescription \alpha 0x03B1 alpha \beta 0x03B2 beta 0x03B3 gamma \gamma \delta 0x03B4 delta \epsilon0x03B5 epsilon \zeta 0x03B6 zeta \eta 0x03B7 eta 0x03B8 theta \theta \iota 0x03B9iota \kappa 0x03BAkappa \lambda 0x03BBlambda 0x03BCmu \mu \textmu 0x00B5 mu 0x03BDnu \nu \xi 0x03BE xi \pi 0x03C0 pi \varpi 0x03D6 pi 0x03C1 rho \rho 0x03F1 rho \varrho \sigma 0x03C3 sigma 0x03C4 tau \tau \upsilon0x03C5 upsilon 0x03C6 phi \phi \chi 0x03C7 chi 0x03C8 psi \psi 0x03C9 omega \omega

Capital Greek letters

LaTeX tagUnicodeDescription \Gamma 0x0393 Gamma 0x0394 Delta \Delta 0x0398 Theta \Theta Lambda 0x039B Lambda 0x039E Xi \Xi \Pi 0x03A0 Pi 0x03A3 Sigma \Sigma \Upsilon0x03A5 Upsilon 0x03A6 Phi \Phi \Psi 0x03A8 Psi \Omega 0x03A9 Omega

Mathematical symbols

LaTeX tag	UnicodeDescription
\cdot	0x00B7 multiplication dot (centered dot)
\times	0x00D7 multiplication cross
\pm	0x00B1 plus minus sign
\mp	0x2213 minus plus sign
\partial	0x2202 partial differentiation symbol
\nabla	0x2207 nabla operator
\infty	0x221E infinity symbol
\int	0x222B integral symbol
\approx	0x2248 approximation symbol (waved equal sign)
∖neq	0x2260 not equal sign
∖in	0x220A "contained in" symbol
\leq	0x2264 less-equal sign
/ded	0x2265 greater-equal sign
\sim	0x223C (central european) proportional sign
\propto	0x221D (american) proportional sign
\diameter	0x00F8 diameter sign (also sign for average)
∖onehalf	0x00BDone half
∖onequarter	0x00BCone quarter
\twosuperior	0x00B2 square (power of two)
\threesuperior0x00B3 power of three	
\ohm	0x03A9 unit for resistance (capital Greek omega)

Matching Circuits Creating matching circuits is an often needed task in microwave technology. Ques can do this automatically. These are the necessary steps:

Perform an S-parameter simulation in order to calculate the reflexion coefficient.

Place a diagram and display the reflexion coefficient (i.e. S[1,1] for port 1, S[2,2] for port 2 etc.)

Set a marker on the graph and step to the desired frequency.

Click with the right mouse button on the marker and select "power matching" in the appearing menu.

A dialog appears where the values can be adjusted, for example the reference impedance can be chosen different from 50 ohms.

After clicking "create" the page switches back to the schematic and by moving the mouse cursor the matching circuit can be placed.

The left-hand side of the matching circuit is the input and the right-hand side must be connected to the circuit.

If the marker points to a variable called "Sopt", the menu shows the option "noise matching". Note that the only different to "power matching" is the fact that the conjugate complex reflexion coefficient is taken. So if the variable has another name, noise matching can be chosen by re-adjusting the values in the dialog.

The matching dialog can also be called by menu (Tools->matching circuit) or by short-cut (<CTRL-5>). But then all values has to be entered manually.

2-Port Matching Circuits

If the variable name in the marker text is an S-parameter, then an option exists for concurrently matching input and output of a two-port circuit. This works quite alike the above-mentioned steps. It results in two L-circuits: The very left node is for connecting port 1, the very right node is for connectiong port 2 and the two node in the middle are for connecting the two-port circuit.

Installed Files The Ques system needs several programs. These are installed during the installation process. The path of Ques is determined during the installation (configure script). The following explanations assume the default path (/usr/local/).

/usr/local/bin/qucs - the GUI

/usr/local/bin/quesator - the simulator (console application)

/usr/local/bin/qucsedit - a simple text editor

/usr/local/bin/qucshelp - a small program displaying the help system

/usr/local/bin/questrans - a program for calculation transmission line parameters

/usr/local/bin/qucsfilter - a program synthesizing filter circuits

/usr/local/bin/gucsconv - a file format converter (console application)

All programs are stand-alone applications and can be started independently. The main program (GUI)

calls guesator when performing a simulation,

calls qucsedit when showing text files,

calls gucshelp when showing the help system,

calls guestrans when calling this program from menu "Tools",

calls gucsfilter when calling this program from menu "Tools",

calls quesconv when placing the SPICE component and when performing a simulation with the SPICE component.

Furthermore, the following directories are created during installation:

/usr/local/share/qucs/bitmaps - contains all bitmaps (icons etc.)

/usr/local/share/qucs/docs - contains HTML documents for the help system

/usr/local/share/qucs/lang - contains the translation files


Command line arguments

gucs [file1 [file2 ...]] qucsator [-b] -i netlist -o dataset (b = progress bar) qucsedit [-r] [file] (r = read-only) qucshelp (no arguments)

quesconv -if spice -of ques -i netlist.inp -o netlist.net

Schematic File Format This document describes the schematic file format of Ques. This format is used for schematics (usually with suffix .sch) and for data displays (usually with suffix .dpl). The following text shows a short example of a schematic file.

(åĽDãĄőãČŽãČijãĆÿãĄŃãĆĽãĄőçűŽãĄD)



The file contains several section. Each of it is explained below. Every line consists of not more than one information block that starts with a less-sign < and ends with a greater-sign >.

Properties

The first section starts with <Properties> and ends with </Properties>. It contains the document properties of the file. Each line is optional. The following properties are supported:

<View=x1, y1, x2, y2, scale, xpos, ypos> contains pixel position of the schematic window in the first four numbers, its current scale and the current position of the upper left corner (last two numbers).

<Grid=x,y,on> contains the distance of the grid in pixel (first two numbers) and whether grid is on (last number 1) or off (last number 0).

<DataSet=name.dat> contains the file name of the data set associated with this schematic.

<DataDisplay=name.dpl> contains the file name of the data display page associated with this schematic (or the file name of the schematic if this document is a data display).

<OpenDisplay=yes> contains 1 if the data display page opens automatically after simulation, otherwise contains 0.

Symbol

This section starts with <Symbol> and ends with </Symbol>. It contains painting elements creating a schematic symbol for the file. This is usually only used for schematic files that meant to be a subcircuit.

Components

This section starts with <Components> and ends with </Components>. It contains the circuit components of the schematic. The line format is as follows:

The type identifies the component, e.g. R for a resistor, C for a capacitor.

The name is the unique component identifier of the schematic, e.g. R1 for the first resistor.

A 1 in the active field shows that the component is active, i.e it is used in the simulation. A 0 shows it is inactive.

The next two numbers are the x and y coordinates of the component center.

The next two numbers are the x and y coordinates of the upper left corner of the component text. They are relative to the component center.

The next two numbers indicate the mirroring about the x axis (1 for mirrored, 0 for not mirrored) and the counter-clockwise rotation (multiple of 90 degree, i.e. 0...3).

The next entries are the values of the component properties (in quotation marks) followed by an 1 if the property is visible on the schematic (otherwise 0).

Wires

This section starts with <Wires> and ends with </Wires>. It contains the wires (electrical connection between circuit components) and their labels and node sets. The line format is as follows:

The first four numbers are the coordinates of the wire in pixels: x coordinate of starting point, y coordinate of starting point, x coordinate of end point and y coordinate of end point. All wires must be either horizontal (both x coordinates equal) or vertical (both y coordinates equal).

The first string in quotation marks is the label name. It is empty if the user has not set a label on this wire.

The next two numbers are the x and y coordinates of the label or zero if no label exists.

The next number is the distance between the wire starting point and and the point where the label is set on the wire.

The last string in quotation marks is the node set of the wire, i.e. the initial voltage at this node used by the simulation engine to find the solution. This is empty if the user has not set a node set for this wire.

Diagrams

This section starts with <Diagrams> and ends with </Diagrams>. It contains the diagrams with their graphs and their markers. The line format is as follows (line break not allowed):

The first two numbers are x and y coordinate of lower left corner.

The next two numbers are width and height of diagram boundings.

The fifth number is 1 if grid is on and 0 if grid is off.

The next is grid color in 24 bit hexadecimal RGB value, e.g. #FF0000 is red.

The next number determines the style of the grid.

The next number determines which axes have logarithmical scale.

Paintings

This section starts with <Paintings> and ends with </Paintings>. It contains the paintings that are within the schematic.

Subcircuit and Verilog-A RF Circuit Models for Axial and Surface Mounted Resistors Mike Brinson

Copyright 2014, 2015 Mike Brinson, Centre for Communications Technology, London Metropolitan University, London, UK. (mailto:mbrin72043@yahoo.co.uk)

Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.1 or any later version published by the Free Software Foundation.

Introduction

Resistors are one of the fundamental building blocks in electronic circuit design. In most instances conventional resistor circuit simulation models are characterized by I/V characteristics specified by OhmâĂŹs law. In reality the impedance of RF resistors is frequency dependent, being determined by component physical properties, component manufacturing technology and how components are connected in a circuit. At low frequencies fixed resistors have a nominal value at roomtemperature and can be modelled accurately by OhmâĂŹs law. At RF frequencies the fact that a resistor acts more like an inductance or a capacitance

can play a crucial role in determining whether or not a circuit operates as designed. Similarly, if a resistor is modelled as an ideal component at a frequency where it exhibits significant reactive properties then the resulting simulation data are likely to be incorrect. The subcircuit and Verilog-A compact resistor models introduced in this Ques note are designed to give good performance from low frequencies to RF frequencies not greater than a few GHz.

RF Resistor Models

The schematic symbol, I/V equation and parameters of the Ques linear resistor model are shown in Figure 1. In contrast to this model Figure 2 illustrates the structure of a printed circuit board (PCB) mounted metal film (MF) axial RF resistor (a), its Ques schematic symbol (b) and its equivalent circuit model (c). A thin film surface mounted (SMD) resistor can also be represented by the model shown in Figure 2 (c).

Figure 1 - Ques built-in resistor model.

At signal frequencies where the largest dimension of an axial or SMD resistor is less than approximately 20 times the smallest signal wavelength a resistor can be modelled by a lumped passive circuit consisting of a resistor **Rs** in series with a small inductance **Ls** with the combination shunted by parasitic capacitor **Cp**. In Figure 2 **Rs** is the nominal value of resistor at its parameter extraction temperature **Tnom**, **Ls** represents the inductance associated with **Rs** where the value of **Ls** is largely determined by the trimming method employed during component manufacture to set the value of **Rs** to a specified tolerance. Similarly, capacitor **Cp** models a parasitic capacitance associated with **Rs** where the value of **Cp** is a function of the physical size of **Rs**. At RF frequencies it is important, for accurate operation, to add lead parasitic elements to the intrinsic equivalent circuit model shown within the red box draw in Figure 2. In Figure 2 **Llead** and **Cshunt** represent resistor series lead inductance and shunt capacitance to ground respectively.

Figure 2 - PCB mounted resistor: (a) axial component mounting, (b) Ques symbol and (c) equivalent circuit model.

A typical set of model parameters for a 51 Ω 5 % MF axial resistor are (1) Ls = 8nH, Cp = 1pF, Llead = 1nH and Cshunt = 0.1pF. Illustrated in Figure 3 is a basic S parameter test bench circuit for measuring the S parameters of an RF resistor over a frequency range 1 MHz to 1.3 GHz. This example also demonstrates how the real and imaginary parts of a resistor model impedance can be extracted from S parameter simulation data. The graphs in Figure 3 clearly demonstrate that the impedance of the typical MF RF resistor described in previous text and modelled by the equivalent circuit shown in Figure 2 is a strong function of frequency at higher frequencies in the band 1 MHz to 1.3 GHZ.

Figure 3 - Ques S parameter simulation test circuit and plotted output data for a MF axial resistor: $Rs=51\Omega$, Ls=8nH, Cp=1pF, Llead=1nH and Cshunt=0.1pF.

Analysis of the RF resistor model

A component level version of the proposed RF resistor model is shown in Figure 4, where

$$\begin{split} Z1 &= j \cdot \omega \cdot Llead \\ Z2 &= \frac{Rs + j \cdot \omega \cdot Ls \cdot (1 - \omega^2 \cdot Cp \cdot Ls) - j \cdot \omega \cdot Cp \cdot Rs^2}{(1 - \omega^2 \cdot Cp \cdot Ls)^2 + (\omega \cdot Cp \cdot Rs)^2} \\ Z3 &= \frac{j \cdot \omega \cdot Llead}{(1 - \omega^2 \cdot Llead \cdot Cshunt)} \\ Zseries &= Z1 + Z2 = Rseries + j \cdot Xseries \\ Zb &= Zseries ||XCshunt = \frac{Zseries}{(1 + j \cdot \omega \cdot Cshunt \cdot Zseries)} = ZBR + j \cdot \omega \cdot ZBI, \\ Z &= j \cdot \omega \cdot Llead + Zb = ZR + j \cdot \omega \cdot ZI. \end{split}$$

Figure 4 - RF resistor model rotated through 90 degrees and connected with one terminal grounded, similar to the test circuit in Figure. Sections of the model are shown grouped for calculation of the model impedance Z.

Figure 5 illustrates how a set of theoretical equations can be converted into Ques equations for model simulation and post simulation data processing. In this example Ques equation **Eqn1** holds values for RF resistor model parameters and Ques equation **Eqn2** lists the model equations introduced at the start of this section. Figure 5 also gives a set of cartesian graphs of post simulation output data which illustrate how **ZR** and **ZI**, and other calculated items, vary with frequency over the range 1 MHz to 1.3 GHz.

Figure 5- Theoretical analysis of RF resistance impedance Z using Ques post processing facilities: note a dummy simulation icon, in this example DC simulation, is required to force Ques to complete the analysis calculations.

Direct measurement of RF resistor impedance using a simulated impedance meter

A simple impedance meter for measuring the real and imaginary components of component and circuit impedance, using small signal AC simulation, is shown in Figure 6. The impedance measuring technique uses a 1 Amp AC constant current source applied to one terminal of a two port electrical network. The second terminal is grounded. A parallel high resistance resistor (1E9 Ω in Figure 6) shunts the network under measurement to ensure that there is always a direct current path to ground as required by the Ques simulator during the calculation of simulation results. If required the 1 Amp AC source can be set at a lower value. In such cases the value of **VRes** must also be scaled to give the network impedance.

Figure 6 -A simple Ques test circuit for demonstrating the use of an AC constant current source to measure electrical network impedance.

Extraction of RF resistance data from measured S parameters

In the past the cost of Vector Network Analyser systems for measuring S parameters has been prohibitively expensive for individual engineers to purchase. However, this scene is changing with the introduction of low cost systems like the DGSAQ Vector Network Analyser (VNWA)¹. This instrument operates over a frequency band width of 1.3 GHz, providing a range of useful functions with highest accuracy at frequencies up to 500 MHz. This form of VNWA is particularly suited to Radio Amateur requirements and Qucs users interested in RF circuit analysis and design. Such equipment is ideal for measuring RF circuit S parameters and providing measured data for subcircuit and Verilog-A compact devicemodel parameter extraction. Shown in Figure 7 is a graph of measured S parameter data for a nominal 47 Ω resistor². As well as displaying, and printing, measured data the DGSAQ Vector Network Analyser software can output data tabulated in Touchstone"SnPâĂIJ³ file format. These files can be read by Qucs and their contents attached to an S parameter file icon for inclusion in circuit schematic diagrams. Figure 8 shows this process as part of an RF resistor model parameter extraction technique involving DGSAQ VNWA measured S parameter data and Qucs simulated S parameter data.

The brown $\hat{a}AIJTest$ circuits $\hat{a}AI$ box shows test circuits for firstly reading and processing the DGSAQ VNWA measured data listed in file mike3.s1p, and for secondly generating simulated S parameter data for an RF resistor specified by parameters Ls =L, Cp = C, Llead = LL, Cshunt = 0.08 pF, and Rs = 47.3 Ω . Presented in Figure 9 are the Ques Optimization controls $\hat{a}AI$ which are used to set the range of^{**} L^{**}, C and LL values that optimizer ASCO will select from to obtain the best fit between the measured and simulated S parameter data. Note in this parameter extraction system that S[1,1] refers to measured S parameter data and S[2,2] to simulated S parameter data. Two least squares cost functions called CF1 and CF2 are used as targets in the minimisation process. Values for CF1 and CF2 can be found in the red box called "Simulation Controls". In this parameter extraction example the least squares cost function CF1 is employed to minimize the square of the difference between the real values of the S parameters and least squares cost function CF2 is employed to minimize the square of the difference between the imaginary values of the S parameters. Ques post-simulation processing is also used to extract values for the real and imaginary components of the RF resistor impedance. Both the S parameter data and the impedance data are displayed as graphs in Figure 8.

DG8SAQ VNWA 3 & 3E- Vector Network Analysers, SDR Kits Limited, Grangeside Business Centre, 129 Devizes Road, Trowbridge, Wilts, BA14-7sZ, United Kingdom, 2014.

See DG8SAQ VNWA 3 & 3E- Vector Network Analysers- Getting Started Manual for Windows 7, Vista and Windows XP.

⁽http://www.vhdl.org/ibis/connector/touchstone_spec11.pdf).

Notice in this example the SPICE optimizer ASCO is used to find the values of **L**, **C** and **LL** which minimize **CF1** and **CF2**. Also note that **Rs** and **Cshunt** are held at fixed values during optimization. In the case of *Rs* its nominal value can be found from DC or low frequency AC measurements. Similarly the value selected for *Cshunt* has been chosen to give a very small but representative value of the parasitic shunt capacitance. After optimization finishes the minimized values of **L**, **C** and **LL** are given in the initial value column of the Ques optimization Variables list, see Figure 9. For the 47 Ω resistor the post-minimization RF resistor model parameters are **Rs = 47.3** Ω , **Ls = 10.43 nH**, **Cp = 0.69 pF**, **Llead = 1.46 nH** and **Cshunt = 0.08 pF**. The theoretical simulation data illustrated in Figure 10 shows good agreement with the measured and the optimized simulation data.

Figure 7 - DGSAQ Vector Network Analyser S parameter measurements for a 47 Ω axial RF resistor.

Figure 8 - Ques device model parameter extraction system applied to a nominal 47 Ω resistor represented by the subcircuit model illustrated in Figure 2 (c). Fixed model parameter values: $Rs = Rm = 47.3 \Omega$, CShunt = 0.08pF; Optimised values: Ls = L = 10.43nH, Llead = LL = 1.47nH, Cp = C = 0.69pF. To reduce simulation time the ASCO cost variance was set to 1e-3. The ASCO method was set to DE/best/1/exp.

Figure 9 - Ques Minimization Icon drop down menus: left âĂİVariablesâĂIJ and right âĂİGoals".

Figure 10 - Ques simulation of nominal 47 Ω resistor based on theoretical analysis.

Figure 11 - Ques device model parameter extraction system applied to a nominal 1000 Ω resistor represented by the subcircuit model illustrated in Figure 2(c).

Figure 12 - Ques simulation of nominal 1000 Ω resistor based on theoretical analysis.

Extraction of RF resistor parameters from measured S data for a nominal 1000 Ω axial resistor

At low resistance values the impedance of an RF resistor becomes inductive as the signal frequency is increased. This is due to the fact that the inductance **Ls** contribution dominates any reactance effects by **Cp**, **Llead** and **Cshunt**. However, as Rs is increased above a few hundred OhmâĂŹs the reverse becomes true with reactive effects dominated by contributions from **Cp**. Figures 11 and 12 demonstrate the dominance of **Cp** reactive effects at low to mid-range frequencies.

One more example: extraction of RF resistor parameters fro measured S data for a nominal 100 Ω SMD resistor

Figure 13 is included in this Ques note purely for comparison purposes. SMD resistors are in general physically very small when compared to axial resistors. This results in lower values for the inductive and capacative parasities which in turn ensures that the high frequency performance of SMD resistors is much improved.

Figure 13 - Ques device model parameter extraction system applied to a nominal 100 Ω SMD resistor represented by the subcircuit model illustrated in Figure 2 (c).

A Verilog-A RF resistor model

Listed below is an example Verilog-A code model for the RF resistor model introduced in Figure 2 (c). Due to the limitations of the Verilog-A language subset provided by version 2.3.4 of the $a\check{A}IAnalogue$ Device Model Synthesizer" (ADMS)⁴ inductors **Ls** and **Llead** are modelled by gyrators and capacitors with values identical to **Ls** or **Llead**.



(æňąãĄőãČŽãČijãĆÿãĄńçűŽãĄŔ)

(http://sourceforge.net/projects/mot-adms/).

(åĽŊãĄőãČŽãČijāĆÿãĄŃãĆĽãĄőçűŽãĄŊ)




Figure 14 - Details of the proposed RF resistor model: equations, variables and other data.

Extraction of Verilog-A RF resistor model parameters from measured S data for a 100 Ω axial resistor

This example demonstrates the use of ASCO for extracting Verilog-A model parameters from measured S parameter data. ASCO optimization yields a figure of 4nH for \mathbf{L} in the model shown in Figure 2 (c). Other model parameter values are given with the test circuit, see Figure 15.

Figure 15 - Verilog-A models parameter data extraction for a 100 Ω axial thin film resistor. Fixed model parameter values: **Rs = Rm =101** Ω , **CShunt = 1e-15 F**, **Llead = LL = 0.5nH**, **Cp = C = 0.43pF**; Optimised values: **Ls = L = 3.99nH**. To reduce simulation time the ASCO cost variance was set to 1e-3. The ASCO method was set to DE/best/1/exp.

End Notes

This brief Ques note outlines the fundamental properties of subicircuit and verilog-A compact component models for RF resistors. The use of optimization for the extraction of subcircuit and Verilog-A compact model parameters from measured S parameters is also demonstrated. The presented techniques form part of the simulation and device modelling capabilities available with the latest Ques release⁵.

Technical description concerning the simulator

Available online at http://qucs.sourceforge.net/tech/technical.html

Example schematics

Available online at http://qucs.sourceforge.net/download.html#example