
design-explorer Documentation

Release 0.0

Jeremiah C Leary

May 04, 2019

Contents:

1	Overview	1
1.1	Features	1
1.2	Objectives	1
2	System	3
2.1	Implementation	4
2.2	Code Examples	4
3	Components	5
3.1	Implementation	6
3.2	Code Examples	7
4	Interfaces	9
4.1	Implementation	11
4.2	Code Example	12
5	Ports	13
5.1	Implementation	14
5.2	Code Example	14
6	Connections	15
6.1	Implementation	15
6.2	Code Example	16
7	Design Explorer Case Study 1	19
7.1	Objectives	19
7.2	Strategy	20
7.3	System Level Requirements	38
8	Indices and tables	39

Design Explorer (DE) is a tool to assist in the design phase of an HDL design. It will
Design Explorer is an attempt to answer these questions:

1. Can we model an HDL system using a higher level language?
2. Can we then leverage the model to make portions of the design effort easier?


1.1 Features

- Quick design changes
- visualize different aspects of the design
- Automatically create design heirarchy files
- Route signals between HDL components
- Route signals through hierarchy
- Generate graphs at different hierarchy levels

1.2 Objectives

- Make large systems easier to understand
- Leverage information to reduce workload
- Minimize impacts of design changes
- Block diagrams always up to date

A system is a collection of components and/or other systems.



Systems can represent Circuit Card Assemblies (CCA)s, which contains a collection of Hardware components. A system can also represent a collection of CCAs, so a complex multi-card design can be modeled.

Components represent pieces of HW: DACs, ADCs, RAMs, FPGAs, connectors, etc... They can also represent pieces of HDL.

2.1 Implementation

We will implement a system as a class:

A CCA will inherit from the base system class and extend the attributes and methods:

Additional system types can be defined.

2.2 Code Examples

If we were starting from scratch, we could create the above diagram with the following code:

```
import design-explorer as de

oSystem = de.system.create('System')
oSystem.add_component(de.component.create('ADC'))
oSystem.add_component(de.component.create('DAC'))
oSystem.add_system(de.system.create('Subsystem1'))

oSubsystem1 = oSystem.get_system_named('Subsystem1')
oSubsystem1.add_component(de.component.create('Component1'))
oSubsystem1.add_component(de.component.create('Component2'))
oSubsystem1.add_system(de.system.create('Subsystem2'))

oSubsystem2 = oSubsystem1.get_system_named('Subsystem2')
oSubsystem2.add_component(de.component.create('Component1'))
oSubsystem2.add_component(de.component.create('Component2'))
oSubsystem2.add_component(de.component.create('Component3'))
```

If some of the components already existed in a library, we would just include them:

```
oSystem = de.system.create('System')
oSystem.add_component(hw.lib.adc.analog_devices.create('ADC'))
oSystem.add_component(hw.lib.dac.texas_instruments.create('DAC'))
oSystem.add_system(de.system.create('Subsystem1'))

oSubsystem1 = oSystem.get_system_named('Subsystem1')
oSubsystem1.add_component(de.component.create('Component1'))
oSubsystem1.add_component(de.component.create('Component2'))
oSubsystem1.add_system(my_hdl_lib.systems.video_codec.create())
```


This allows components and systems to be re-used. It also allows systems to be abstracted. This will make designing large systems easier and less error prone.

CHAPTER 3

Components

A component is a basic design unit. There are many types of components:

- HW parts
- ADC
- DAC
- RAM
- FPGA
- HDL code




Only the FPGA and HDL components can hold other components. This allows for hierarchical design. The diagram above shows a CCA system which includes an ADC, DAC, and FPGA. The FPGA includes an HDL component representing the top level HDL file. The top level HDL file includes other components. They can also contain connections, which show how those subcomponents are connected.

Each component has a set of interfaces. Components connect to other components through these interfaces.

We can represent the high level connections in any HDL system using components and connections.

3.1 Implementation

We will implement the component as a class:



3.2 Code Examples

Coding the diagram above would look like this:

```
oCCA = de.system.create('CCA')
oCCA.add_component(de.hw.adc.create('ADC'))
oCCA.add_component(de.hw.dac.create('DAC'))
oCCA.add_component(de.hw.fpga.altera.arria10.create('FPGA'))

oFPGA = oCCA.get_component_named('FPGA')
oFPGA.add_component(de.hdl.entity('FPGA_TOP'))


oTopHdl = oFpga.get_component_named('FPGA_TOP')
oTopHdl = oFpga.add_component(de.hdl.entity('component1'))
oTopHdl = oFpga.add_component(de.hdl.entity('component2'))
```

Interfaces

Interfaces exist on every component and indicate communication methods between components. A component can have multiple interfaces. Each interface must be uniquely named on a component. Each interface is composed of at least one port. Each interface is a source on one component and a sink on another.


For example, the ADC [AD4110](#) could be defined with the following interfaces:

Interface	Direction
Power	Sink
SPI	Sink
Input Discretes	Sink
Output Discretes	Source
Analog Inputs	Sink
Clock	Sink



An FPGA which communicates with the ADC could have the following interfaces:


Interface	Direction
SPI	Source
Input Discretes	Sink
Output Discretes	Source



Naming the interfaces clarifies communication between team members.

4.1 Implementation

We will implement a interface using a class.



4.2 Code Example

We can define the interfaces for the ADC and the FPGA using DE:

```
oAdc = de.component.create()
oAdc.add_interface(de.interface('Power'))
oAdc.add_interface(de.interface('SPI'))
oAdc.add_interface(de.interface('Input Discretes'))
oAdc.add_interface(de.interface('Output Discretes'))
oAdc.add_interface(de.interface('Analog Inputs'))
oAdc.add_interface(de.interface('Clock'))

oFPGA = de.component.create()
oSpiInt = oFPGA.create_interface('SPI')
oInDisc = oFPGA.create_interface('Input Discretes')
oOutDisc = oFPGA.create_interface('Output Discretes')
```

Note: There are two methods to creating an interface. The first method creates the interface and then use the *add_interface* method of the component class. The second uses the *create_interface* method of the component class to create the interface. The interface will be returned when using the second method.

If we wanted to grab the SPI interface on the oADC object:

```
oSpiInterface = oAdc.get_interface_named('SPI')
```


Ports within an interface can be either a source or a sink.

For example, the SPI interface on the ADC is a four wire SPI interface has the following ports:

Port	Width	Direction
SCK	1	Sink
CS_N	1	Sink
DIN	1	Sink
DOUT	1	Source

The Input Discretes Interface could be defined as:

Port	Width	Direction
ADR0	1	Sink
ADR1	1	Sink
AIN1	1	Sink
AIN2	1	Sink
AINCOM	1	Sink
SYNC_N	1	Sink

The Output Discretes Interface could be defined as:

Port	Width	Direction
ERR_N	1	Source


The SPI interface on the FPGA may be named differently than the SPI ports on the ADC.

Port	Width	Direction
SCK	1	Sink
CS_N	1	Sink
MOSI	1	Sink
MISO	1	Source

This can happen if we are re-using a design or because of externally imposed naming conventions.

5.1 Implementation

We will implement a port with a class.



5.2 Code Example

The SPI interface on the ADC would be coded like this:

```
# Create an interface
oInterface = de.interface.create(name='SPI', source=False)


# Add ports to interface
oInterface.add_port(de.port.create('SCK', 1, False, 'SPI Clock'))
oInterface.add_port(de.port.create('CS_N', 1, False, 'SPI Chip Select'))
oInterface.add_port(de.port.create('DIN', 1, False, 'Data Input'))
oInterface.add_port(de.port.create('DOUT', 1, True, 'Data Output'))
```

The SPI interface on the FPGA would be coded like this:

```
# Create an interface
oInterface = de.interface.create(name='SPI', source=False)

# Add ports to interface
oInterface.add_port(de.port.create('SCK', 1, False, 'SPI Clock'))
oInterface.add_port(de.port.create('CS_N', 1, False, 'SPI Chip Select'))
oInterface.add_port(de.port.create('MOSI', 1, False, 'Data Output'))
oInterface.add_port(de.port.create('MISO', 1, True, 'Data Input'))
```

Connections provide the connection between any two interfaces.




The diagram above shows three interfaces connected between the FPGA and an external component.

Connections between interfaces must align the correct ports. This will be accomplished using positional and named association methods. The default will be positional. The ports will be matched in the two interfaces starting with the first defined.

6.1 Implementation

We will implement an interface using a class.



6.2 Code Example

```

oConnection1 = de.connection.create((oFpga.get_interface_named('SPI'), oComponent.get_
↪interface_named('SPI')))
oConnection2 = de.connection.create((oFpga.get_interface_named('Output Discretes'),
↪oComponent.get_interface_named('Input Discretes')))
oConnection3 = de.connection.create((oComponent.get_interface_named('Output Discretes
↪'), oFPGA.get_interface_named('Input Discretes')))

```

In the above example, the default behavior is to map each port in the source port list and connect it to each port in the sink port list from index 0. The naming of the ports do not matter, only the order.

If the order of the ports in the two port lists do not match, then a mapping can be specified:

```

oConnection1 = de.connection.create((oFpga.get_interface_named('SPI'), oComponent.get_
↪interface_named('SPI')))
oConnection1.map('SCK', 'SCK')
oConnection1.map('CS_N', 'CS_N')
oConnection1.map('MOSI', 'DIN')
oConnection1.map('DOUT', 'MISO')

```

Mappings are always defined from source port to sink port.

Multiple connections from and to an interface can be specified. The output SPI data on the component is configurable and can be either the SPI data output or a status flag.

```

oConnection1 = de.connection.create((oComponent.get_interface_named('SPI'), oFPGA.get_
↪interface_named('Input Discretes')))
oConnection3 = de.connection.create((oComponent.get_interface_named('Output Discretes
↪'), oFPGA.get_interface_named('Input Discretes')))

```

In this case, we have the Input discretes being fed by two separate interfaces. We will need to using mapping to ensure the correct connections are made:

```

oConnection1 = de.connection.create((oComponent.get_interface_named('SPI'), oFPGA.get_
↪interface_named('Input Discretes')))
oConnection1.map('DOUT', 'RDY_N')

oConnection3 = de.connection.create((oComponent.get_interface_named('Output Discretes
↪'), oFPGA.get_interface_named('Input Discretes')))
oConnection3.map('ERR_N', 'ERR_N')

```

Any port not listed in the map will be ignored. This allows you to select any ports on an interface and connect them to any other port on another interface. Source ports are allowed multiple connections. Sink ports are only allowed a

single connection. Not every source port must be connected. Every sink port must be connected.

Sometimes not all the ports are routed where we can control them. In this case, we just map the connections that do exist.

```
oConnection2 = de.connection.create((oFpga.get_interface_named('Output Discretes'),
↪oComponent.get_interface_named('Input Discretes')))
oConnection2.map('ADR[0]', 'ADR0')
oConnection2.map('ADR[1]', 'ADR1')
oConnection2.map('SYNC_N', 'SYNC_N')
```

The AIN1, AIN2, and AINCOM are not controlled by the FPGA, but are listed in the components interface. By not mapping to them, a connection is not made between the FPGA and the component for those ports not listed.

The above example also shows how to map a vectored port to a non-vectored port. You can take a single bit or a slice of bits and map them to portions of other ports.

```
oConnection.map('ADR[1:0]', 'ADDRESS[3:2]')
oConnection.map('DATA[0]', 'STATUS[3]')
```

Sink ports can also be tied to power or ground:


```
oConnection.map('GND', 'WRITE_ENABLE')
oConnection.map('VDD', 'READ_ENABLE')
```

GND and **VDD** are keywords to the connection map method.

Design Explorer Case Study 1

7.1 Objectives

In this example, we will replicate the diagram below:



What we know:

1. The system is composed of a single CCA
2. There is an FPGA on the CCA
3. The FPGA communicates with four devices
4. We were given a set of requirements

7.2 Strategy

1. Generate HW library
2. Generate System

1. Add components
 2. Create CCA
 3. Define interfaces on FPGA
 4. Add connections
3. Decompose Requirements
 4. Architect FPGA

7.2.1 Generate HW Library

We have seven devices in our system and we were given which parts will be used:

Device	Manufacturer	Part Number
ADC	Analog Devices	AD4110-1
Temp Sensor	Analog Devices	LTC2986
LED	Lite On	LTA-1000G
Host	Texas Instruments	OMAP-L137
Discretes	N/A	N/A
Clock Gen	IDT	MK2771-16
FPGA	Intel	MAX 10

Hardware Library Directory Structure

We will create a hardware library with the following format:

```
hw_lib
|
+-- adc
|   |
|   +-- analog_devices
|       |
|       +-- ad4110_1
|
+-- temp_sensor
|   |
|   +-- analog_devices
|       |
|       +-- ltc2986
|
+-- led
|   |
|   +-- lite_on
|       |
|       +-- lta_1000g
|
+-- processors
|   |
|   +-- texas_instruments
|       |
|       +-- omap_l137
|
+-- clock
```

(continues on next page)

(continued from previous page)

```
| |
| +-- idt
| |
| | +-- mk2771_16
| |
| +-- generic
| |
| | +-- dicretes
| |
| +-- fpga
| |
| | +-- intel
| | |
| | | +-- max10
| | | |
| | | | +-- max10M50
```

For each directory we will add a blank `__init__.py` file.

LED

We will start with the Lite On LED part LTA 1000G. First we make the directory.

```
mkdir -p hw_lib/led/lite_on/lta_1000g
```

The **-p** option on `mkdir` will create all the parent directories of *lta_1000g*. We will create the necessary `__init__.py` files at each level of the hierarchy.

hw_lib/__init__.py

```
from . import led
```

hw_lib/led/__init__.py

```
from . import lite_on
```

hw_lib/led/lite_on/__init__.py

```
from . import lta_1000g
```

hw_lib/led/lite_on/lta_1000g/__init__.py

We will split the modeling of the *lta 1000g* part into two files: interfaces and the part.

```
from . import interfaces
from .part import *
```

Separating the interfaces into a separate file will make it easier to re-use the interface.

Note: Need to really see if this is so. It might be better to combine the files into a single file and remove the extra level of hierarchy. Although having a directory to store everything for a part makes it easier to add features.

hw_lib/led/lite_on/lta_1000g/interfaces.py

We import design explorer:

```
import design_explorer as de
```

Looking at the data sheet we see only two interfaces: Anode and Cathode. The Anode is the end we would drive. The Cathode would be tied to ground.

First we create the interfaces:

```
import design_explorer as de

# Add the interface that we would drive to turn on and off the LEDs
oAnode = de.interface.create('Anode', source=False)

# This is the ground node
oCathode = de.interface.create('Cathode', source=True)
```

Then we add the ports to the interfaces:

```
import design_explorer as de

# Add the interface that we would drive to turn on and off the LEDs
oAnode = de.interface.create('Anode', False)
oAnode.add_port(de.port.create('Anode', 10, False, 'The end that is driven by the user
→'))

# This is the ground node
oCathode = de.interface.create('Cathode', True)
oCathode.add_port(de.port.create('Cathode', 10, False, 'The end that is driven to_
→ground'))
```

In this code, we are creating a port and adding it on the same line. The port could be created as a separate object first and then a second line would add it.

hw_lib/led/lite_on/lta_1000g/part.py

We start with importing our interfaces to the part and design explorer:

```
from . import interfaces
import design_explorer as de
```

Then we add a create procedure which will build and return an object that represents the *lta 1000g*.

```
from . import interfaces
import design_explorer as de

def create (self):
```

We create a component object and name it *lta_1000g*:

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('lta_1000g')
```

Then add the interfaces to the object:

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('lta_1000g')

    oReturn.add_interface(interfaces.oAnode)
    oReturn.add_interface(interfaces.oCathode)
```

To make things easier on ourselves in the future, we will also add a link to the datasheet to the object:

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('lta_1000g')

    oReturn.add_interface(interfaces.oAnode)
    oReturn.add_interface(interfaces.oCathode)

    oReturn.datasheet = http://optoelectronics.liteon.com/upload/download/DS-30-92-
↪0809/A1000G.pdf
```

Finally we return the object:

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('lta_1000g')

    oReturn.add_interface(interfaces.oAnode)
    oReturn.add_interface(interfaces.oCathode)

    oReturn.datasheet = http://optoelectronics.liteon.com/upload/download/DS-30-92-
↪0809/A1000G.pdf

    return oReturn
```

Temperature Sensor

Following the LED example, we make the directory.

```
mkdir -p hw_lib/temp_sensor/analog_devices/ltc2986
```

We will create the necessary `__init__.py` files at each level of the hierarchy.

hw_lib/__init__.py

```
from . import led
from . import temp_sensor
```

hw_lib/temp_sensor/__init__.py

```
from . import analog_devices
```

hw_lib/temp_sensor/analog_devices/__init__.py

```
from . import ltc2986
```

hw_lib/temp_sensor/analog_devices/ltc2986/__init__.py

We add the interfaces and part files to the init file:

```
from . import interfaces
from .part import *
```

hw_lib/temp_sensor/analog_devices/ltc2986/interfaces.py

We import design explorer:

```
import design_explorer as de
```

Looking at the block diagram on page 11 we see the only pins we care about connect directly to the processor. We will group these pins in a *reset* interface, *interrupt* interface, and a *SPI* interface.

First we create the interfaces:

```
import design_explorer as de

oSPI = de.interface.create('SPI')

oReset = de.interface.create('Discretes')

oInterrupt = de.interface.create('Interrupt')
```

Then we add the ports to the interfaces:

```
import design_explorer as de

oSPI = de.interface.create('SPI')
oSPI.add_port(de.port.create('SCK', 1, False))
oSPI.add_port(de.port.create('SDI', 1, False))
oSPI.add_port(de.port.create('CS_N', 1, False))
oSPI.add_port(de.port.create('SDO', 1, True))

oReset = de.interface.create('Discretes')
oReset.add_port(de.port.create('RESET_N', 1, False))

oInterrupt = de.interface.create('Interrupt')
oInterrupt.add_port(de.port.create('INTERRUPT', 1, True))
```

hw_lib/temp_sensor/analog_devices/ltc2986/part.py

We add the interfaces to the object:

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('ltc2986')

    oReturn.add_interface(interfaces.oSPI)
    oReturn.add_interface(interfaces.oRESET)
    oReturn.add_interface(interfaces.oINTERRUPT)
```

To make things easier on ourselves in the future, we will also add a link to the datasheet to the object:

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('ltc2986')

    oReturn.add_interface(interfaces.oSPI)
    oReturn.add_interface(interfaces.oRESET)
    oReturn.add_interface(interfaces.oINTERRUPT)

    oReturn.datasheet = https://www.analog.com/media/en/technical-documentation/data-  
→sheets/29861fa.pdf
```

Finally we return the object:

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('ltc2986')

    oReturn.add_interface(interfaces.oSPI)
```

(continues on next page)

(continued from previous page)

```
oReturn.add_interface(interfaces.oReset)
oReturn.add_interface(interfaces.oInterrupt)

return oReturn
```

Clock Generator

Following the LED example, we make the directory.

```
mkdir -p hw_lib/clock/idt/mk2771_16
```

We will create or modify the necessary `__init__.py` files at each level of the hierarchy.

hw_lib/__init__.py

```
from . import led
from . import temp_sensor
from . import clock
```

hw_lib/clock/__init__.py

```
from . import idt
```

hw_lib/clock/idt/__init__.py

```
from . import mk2771_16
```

hw_lib/clock/idt/mk2771_16/__init__.py

We add the interfaces and part files to the init file:

```
from . import interfaces
from .part import *
```

hw_lib/clock/idt/mk2771_16/interfaces.py

We import design explorer:

```
import design_explorer as de
```

Looking at the block diagram on page 1 we are only using the processor clock outputs. The processor clock selector inputs will be tied on the board.

First we create the interface:

```
import design_explorer as de

oPclock = de.interface.create('PClock')
```

Then we add the ports to the interface:

```
import design_explorer as de

oPclock = de.interface.create('PClock')
oPclock.add_port(de.port.create('PLOCK', 2, True))
```

hw_lib/clock/idt/mk2771_16/part.py

Condensing the steps down, we have the following model of the *mk2771-16*.

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('mk2771_16')

    oReturn.add_interface(interfaces.oPclock)

    oReturn.datasheet = 'https://www.idt.com/document/dst/mk2771-15-datasheet'

    return oReturn
```

Analog Digital Converter

Following the LED example, we make the directory.

```
mkdir -p hw_lib/adc/analog_devices/ad4110_1
```

We will create or modify the necessary `__init__.py` files at each level of the hierarchy.

hw_lib/__init__.py

Adding the adc directory to the hw_lib init file:

```
from . import led
from . import temp_sensor
from . import clock
from . import adc
```

hw_lib/adc/__init__.py

Creating the adc init file:

```
from . import analog_devices
```


hw_lib/adc/analog_devices/__init__.py

Creating the analog devices init file:

```
from . import ad4110_1
```

hw_lib/adc/analog_devices/ad4110_1/__init__.py

We add the interfaces and part files to the init file:

```
from . import interfaces
from .part import *
```

hw_lib/adc/analog_devices/ad4110_1/interfaces.py

Looking at the block diagram on page 1 we can group the digital signals into three interfaces:

Interface	Pins
SPI	CS_N, SCLK, DIN, DOUT
Discretes	SYNC_N, ERR_N, ADR[1:0]
Input Select	AIN[2:1], AINCOM

We will ignore the analog and power pins along with the CLKIO pin.

Using the table above, we will create the interfaces:

```
import design_explorer as de

oSPI = de.interface.create('SPI')
oSPI.add_port(de.port.create('CS_N', 1, False))
oSPI.add_port(de.port.create('SCLK', 1, False))
oSPI.add_port(de.port.create('DIN', 1, False))
oSPI.add_port(de.port.create('DOUT', 1, True))

oDiscretes = de.interface.create('Discretes')
oDiscretes.add_port(de.port.create('SYNC_N', 1, False))
oDiscretes.add_port(de.port.create('ERR_N', 1, True))
oDiscretes.add_port(de.port.create('ADR', 2, False))

oInputSelect = de.interface.create('Input Select')
oInputSelect.add_port(de.port.create('AIN2', 1, False))
oInputSelect.add_port(de.port.create('AIN1', 1, False))
oInputSelect.add_port(de.port.create('AINCOM', 1, False))
```

hw_lib/adc/analog_devices/ad4110_1/part.py

The model of the ad4110 is similar to the other models.

```
from . import interfaces
import design_explorer as de
```

(continues on next page)

(continued from previous page)

```
def create (self):  
  
    oReturn = de.component.create('ad4110-1')  
  
    oReturn.add_interface(interfaces.oSPI)  
    oReturn.add_interface(interfaces.oDiscretes)  
    oReturn.add_interface(interfaces.oInputSelect)  
  
    oReturn.datasheet = 'https://www.analog.com/media/en/technical-documentation/data-  
→sheets/AD4110-1.pdf'  
  
    return oReturn
```

Host

The Host is the Texas Instruments OMAP L137. Following the LED example, we make the directory.

```
mkdir -p hw_lib/processors/texas_instruments/omap_l137
```

We will create or modify the necessary `__init__.py` files at each level of the hierarchy.

hw_lib/__init__.py

Adding the *processor* directory to the hw_lib init file:

```
from . import led  
from . import temp_sensor  
from . import clock  
from . import adc  
from . import processor
```

hw_lib/processor/__init__.py

Creating the *processor* init file:

```
from . import texas_instruments
```

hw_lib/processor/texas_instruments/__init__.py

Creating the *texas instruments* init file:

```
from . import omap_l137
```

hw_lib/processor/texas_instruments/omap_l137/__init__.py

We add the interfaces and part files to the init file:

```
from . import interfaces  
from .part import *
```

hw_lib/processor/texas_instruments/omap_l137/interfaces.py

Previewing the features on page one of the schematic, there are several interfaces: SPI, I2C, UARTs, etc... For this application, we are only interested in the SPI and GPIO interfaces.

The processor will communicate to the FPGA over SPI. The pins for the SPI interface are listed in table 3-10 on page 32. There are two SPI interfaces, but we will be using on SPI0.

The FPGAs reset will be controlled via the GPIO interface. The GPIO interface is described in section 6.8 on page 76. We will be using bank 0 of the 8 GPIO banks available.

```
import design_explorer as de

oSPI = de.interface.create('SPI0')
oSPI.add_port(de.port.create('SPI0_SCS_N', 1, True, 'SPI0 chip select'))
oSPI.add_port(de.port.create('SPI0_ENA_N', 1, True, 'SPI0 enable'))
oSPI.add_port(de.port.create('SPI0_CLK', 1, True, 'SPI0 clock'))
oSPI.add_port(de.port.create('SPI0_SIMO', 1, False, 'SPI0 data slave-in-master-out'))
oSPI.add_port(de.port.create('SPI0_SOMI', 1, True, 'SPI0 data slave-out-master-in'))

oGPIO0 = de.interface.create('GPIO_bank_0')
oGPIO0.add_port(de.port.create('GP0', 16, True))
```

hw_lib/adc/analog_devices/ad4110_1/part.py

The model of the omap is similar to the other models.

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('omap-l137')

    oReturn.add_interface(interfaces.oSPI)
    oReturn.add_interface(interfaces.oGPIO0)

    oReturn.datasheet = 'http://www.ti.com/lit/ds/sprs563g/sprs563g.pdf'

    return oReturn
```

Discretes

The input and output discretes are routed to a connector on the CCA. So in this case, we will use a generic model of input and output discretes.

```
mkdir -p hw_lib/generic/discretes
```

We will create or modify the necessary `__init__.py` files at each level of the hierarchy.

hw_lib/__init__.py

Adding the *generic* directory to the hw_lib init file:

```
from . import led
from . import temp_sensor
from . import clock
from . import adc
from . import processor
from . import generic
```

hw_lib/generic/__init__.py

Creating the *generic* init file:

```
from . import discretetes
```

hw_lib/generic/discretetes/__init__.py

Creating the *discretetes* init file:

```
from . import interfaces
from .part import *
```

hw_lib/generic/discretetes/interfaces.py

Discretetes are simple input or output signals. We will model each with a different interface. Each interface will contain 8 discretetes.

```
import design_explorer as de

oInputDiscrete = de.interface.create('Input Discretetes')
oInputDiscrete.add_port(de.port.create('DIN', 8, False))

oOutputDiscrete = de.interface.create('Output Discretetes')
oOutputDiscrete.add_port(de.port.create('DIN', 8, True))
```

hw_lib/generic/discretetes/part.py

The model of the discretetes are similar to the other models.

```
from . import interfaces
import design_explorer as de

def create (self):

    oReturn = de.component.create('Discretetes')

    oReturn.add_interface(interfaces.oInputDiscrete)
    oReturn.add_interface(interfaces.oOutputDiscrete)

    return oReturn
```

FPGA

The FPGA is where our HDL code will reside. It's interfaces are defined by the other devices it interacts with. Following the LED example, we make the directory.

```
mkdir -p hw_lib/fpga/intel/max10/max10m50
```

We will create or modify the necessary `__init__.py` files at each level of the hierarchy.

hw_lib/__init__.py

Adding the *fpga* directory to the *hw_lib* init file:

```
from . import led
from . import temp_sensor
from . import clock
from . import adc
from . import processor
from . import generic
from . import fpga
```

hw_lib/fpga/__init__.py

Creating the *fpga* init file:

```
from . import intel
```

hw_lib/fpga/intel/__init__.py

Creating the *intel* init file:

```
from . import max10
```

hw_lib/fpga/intel/max10/__init__.py

Creating the *max10* init file:

```
from . import max10m50
```

hw_lib/fpga/intel/max10/max10m50/__init__.py

For FPGAs, we do not add interfaces. We only add the part. The interfaces will be defined when the part is created.

```
from .part import *
```

hw_lib/fpga/intel/max10/max10m50/part.py

The model of the FPGA does not include interfaces. Otherwise it is similar to the other models. It uses a special form of a component called FPGA. FPGAs can contain HDL code, while other components can not.

```
import design_explorer as de

def create (self):

    oReturn = de.fpga.create('max10m50')

    oReturn.datasheet = https://www.intel.com/content/dam/www/programmable/us/en/pdfs/
    ↪ literature/hb/max-10/ml0_overview.pdf
    return oReturn
```

7.2.2 Generate System

Now we use the hw_lib we just created to construct our top level system.

First we import design_explorer and the hw_lib

```
import hw_lib
import design_explorer as de
```

Then we will add the system:

```
oSystem = de.system.create('Top level system')
```

7.2.3 Create CCA

The system includes a single CCA with seven components on it.

In this step we will create the CCA that will contain the components and add it to the system:

```
oCCA = de.cca.create('CCA')
oSystem.add(oCCA)
```

Add Components

We will be creating the components before adding them to the system:

```
import hw_lib
import design_explorer as de

# Create components in system
oADC = hw_lib.adc.analog_devices.ad4110_1.create('ADC')
oTempSensor = hw_lib.temp_sensor.analog_devices.ltc2986.create('TempSensor')
oLED = hw_lib.led.lite_on.lta_1000g.create('LED')
oHost = hw_lib.processors.texas_instruments.omap_1137.create('Host')
oClockGen = hw_lib.clock.idt.mk2771_16.create('Clock')
oDiscretes = hw_lib.generic.discretes.create('Discretes')
oFpga = hw_lib.fpga.intel.max10.max10m50.create('FPGA')
```

Note: There is a lot of information in the above lines. Each line explicitly states what the component is. Going from left to right it includes the type of device, manufacturer, and part number. This condensing of information is part of what design-explorer is designed for.

Then we add them to the CCA:

```
oCCA.add_component(oADC)
oCCA.add_component(oTempSensor)
oCCA.add_component(oLED)
oCCA.add_component(oHost)
oCCA.add_component(oClockGen)
oCCA.add_component(oDiscretes)
oCCA.add_component(oFpga)
```

Define Interfaces on FPGA

The FPGA does not start with any predefined interfaces. All interfaces are determined by which external HW components it communicates with.

We will start adding interfaces for the ADC:

```
oAdcSpiInterface = de.interface.create('ADC SPI')
oAdcSpiInterface.add_port(de.port.create('ADC_CS_N', 1, True))
oAdcSpiInterface.add_port(de.port.create('ADC_SCLK', 1, True))
oAdcSpiInterface.add_port(de.port.create('ADC_MOSI', 1, True))
oAdcSpiInterface.add_port(de.port.create('ADC_MISO', 1, False))

oAdcDiscretes = de.interface.create('ADC Discretes')
oAdcDiscretes.add_port(de.port.create('ADC_SYNC_N', 1, True))
oAdcDiscretes.add_port(de.port.create('ADC_ERR_N', 1, False))
oAdcDiscretes.add_port(de.port.create('ADC_ADR', 2, True))

oAdcInputSelect = de.interface.create('ADC Input Select')
oAdcInputSelect.add_port(de.port.create('ADC_AIN', 3, True))

oFpga.add_interface(oAdcSpiInterface)
oFpga.add_interface(oAdcDiscretes)
oFpga.add_interface(oAdcInputSelect)
```

Then we will add interfaces for the temperature sensor:

```
oTsSpi = de.interface.create('Temp Sensor SPI')
oTsSpi.add_port(de.port.create('TS_SCLK', 1, True))
oTsSpi.add_port(de.port.create('TS_MOSI', 1, True))
oTsSpi.add_port(de.port.create('TS_CS_N', 1, True))
oTsSpi.add_port(de.port.create('TS_MISO', 1, False))

oTsDiscretes = de.interface.create('Temp Sensor Discretes')
oTsDiscretes.add_port(de.port.create('TS_RESET_N', 1, True))
oTsDiscretes.add_port(de.port.create('TS_INT', 1, False))

oFpga.add_interface(oTsSpi)
oFpga.add_interface(oTsDiscretes)
```

Now we add an interface for the LED part:

```
oLed = de.interface.create('LEDs')
oLed.create_port('LED', 10, True)

oFpga.add_interface(oLed)
```

Next we add the host interfaces:

```
oHostSpi = de.interface.create('HOST SPI')
oHostSpi.create_port('HOST_CS_N', 1, False)
oHostSpi.create_port('HOST_SCLK', 1, False)
oHostSpi.create_port('HOST_MOSI', 1, False)
oHostSpi.create_port('HOST_MISO', 1, True)

oReset = de.interface.create('Reset')
oReset.create_port('RESET_N', 1, False)

oFpga.add_interface(oHostSpi)
oFpga.add_interface(oReset)
```

Then the interface from the clock device:

```
oClock = de.interface.create('Clock')
oClock.create_port('CLK', 1, False)

oFpga.add_interface(oClock)
```

Finally we will add the discrete interfaces:

```
oInputDiscretes = de.interface.create('Input Discretes')
oInputDiscretes.create_port('DISC_IN', 8, False)

oOutputDiscretes = de.interface.create('Output Discretes')
oOutputDiscretes.create_port('DISC_OUT', 8, False)

oFpga.add_interface(oInputDiscretes)
oFpga.add_interface(oOutputDiscretes)
```

Note: These interfaces should be defined in a separate file and imported. This will keep the code cleaner

Add Connections

Now we connect the component interfaces to the FPGA interfaces. We will start with the clock and reset interfaces:

```
# Connect clock and reset
oConnection1 = de.connection.create(oClockGen.get_interface_named('Pclock'), oFpga.
    ↳get_interface_named('Clock'))
oConnection1.map('Pclock[0]', 'CLK')

oConnection2 = de.connection.create(oHost.get_interface_named('GPIO0'), oFpga.get_
    ↳interface_named('Reset'))
oConnection2.map('GPIO0[2]', 'RESET_N')
```

Then connect the discrete inputs and outputs:


```
# Connect to input and output discretes
oConnection3 = de.connection.create(oDiscretes.get_interface_named('Output'), oFpga.
↳get_interface_named('Input Discretes'))
oConnection4 = de.connection.create(oFpga.get_interface_named('Output Discretes'),
↳oDiscretes.get_interface_named('Input'))
```

Next will will connect the LED interface:

```
# Connect to LED
oConnection5 = de.connection.create(oFpga.get_interface_named('LED'), oLED.get_
↳interface_named('Anode'))
```

Then the host SPI interface:

```
# Connect to Host SPI
oConnection6 = de.connection.create(oHost.get_interface_named('SPI0'), oFpga.get_
↳interface_named('HOST SPI'))
oConnection6.map('SPI0_SCS_N', 'HOST_CS_N')
oConnection6.map('SPI0_CLK', 'HOST_SCLK')
oConnection6.map('SPI0_SIMO', 'HOST_MOSI')
oConnection6.map('SPI0_SOMI', 'HOST_MISO')
```

We will connect the temp sensor interfaces:

```
# Connect to temp sensor SPI
oConnection7 = de.connection.create(oFpga.get_interface_named('Temp Sensor SPI'),
↳oTempSensor.get_interface_named('SPI'))

# Connect to temp sensor reset
oConnection8 = de.connection.create(oFpga.get_interface_named('Temp Sensor Discretes
↳'), oTempSensor.get_interface_named('Discretes'))
oConnection8.map('TS_RESET_N', 'TS_RESET_N')

# Connect to temp sensor interrupt
oConnection9 = de.connection.create(oTempSensor.get_interface_named('Interrupt'),
↳oFpga.get_interface_named('Temp Sensor Discretes'))
oConnection9.map('INTERRUPT', 'TS_INT')
```

Finally we will connect the ADC interfaces:

```
# Connect to ADC SPI interface
oConnection10 = de.connection.create(oFpga.get_interface_named('ADC SPI'), oADC.get_
↳interface_named('SPI'))

# Connect to ADC discretes
oConnection11 = de.connection.create(oFpga.get_interface_named('ADC Discretes'), oADC.
↳get_interface_named('Discretes'))

# Connect to ADC input select
oConnection11 = de.connection.create(oFpga.get_interface_named('ADC Input Select'),
↳oADC.get_interface_named('Input Select'))
oConnection11.map('ADC_AIN[2]', 'AIN2')
oConnection11.map('ADC_AIN[1]', 'AIN1')
oConnection11.map('ADC_AIN[0]', 'AINCOM')
```

The final step in connections is to add them to the CCA:

```
# Add connections to the CCA
oCCA.add_connection(oConnection1)
oCCA.add_connection(oConnection2)
oCCA.add_connection(oConnection3)
oCCA.add_connection(oConnection4)
oCCA.add_connection(oConnection5)
oCCA.add_connection(oConnection6)
oCCA.add_connection(oConnection7)
oCCA.add_connection(oConnection8)
oCCA.add_connection(oConnection9)
oCCA.add_connection(oConnection10)
oCCA.add_connection(oConnection11)
```

7.3 System Level Requirements

UID	Requirement/Heading
—	Host Interface
001	The FPGA shall provide a host interface to configure, control, and retrieve status of the FPGA.
002	The host interface shall run at 80 MHz.
003	The host interface shall have one clock, one data, and one chip select.
—	ADC
004	The FPGA shall allow SW to configure the external ADC.
005	The FPGA shall allow SW to configure a threshold for incoming ADC data.
006	The FPGA shall set the yellow LED if the programmable threshold is exceeded.
—	Input Discretes
007	The FPGA shall reset all registers when the RESET input is asserted.
008	The FPGA shall allow SW to sample the input discretes.
—	Output Discretes
009	The FPGA shall allow SW to drive the output discretes.
010	The FPGA shall allow SW to read the value of the output discretes.
—	LEDs
011	The FPGA shall toggle the green LED when released from reset to indicate the FPGA is running.
—	Temperature Monitoring
012	The FPGA shall monitor an external temperature monitor.
—	External Switch
013	The FPGA shall disable the switch if the temperature exceeds a SW configurable value.
014	The FPGA shall set the red LED if the temperature exceeds a SW configurable value.
—	Clock Generator
015	The FPGA will receive a 40 MHz clock input.

CHAPTER 8

Indices and tables

- `genindex`
- `modindex`
- `search`