Static Timing by Example Documentation

Jeremiah C Leary

Sep 22, 2019

Contents:

1	Overview									
	1.1	Why Write This?	1							
2	Principles									
	2.1	Clock	3							
	2.2	Path	3							
3 Source Synchronous Input Timing										
	3.1	Waveform	6							
	3.2	Source Device Variables	6							
	3.3	Trace delays	6							
	3.4	Device Delays	7							
	3.5	Derive Hold Equation	8							
	3.6	Derive Setup Equation	8							
	3.7	Writing Timing Constraints	8							
	3.8	Validating Timing Report	11							
4	Indic	ces and tables	17							

CHAPTER 1

Overview

1.1 Why Write This?

Static Timing is a task that can be very difficult to perform correctly. The tools themselves will let you write any constraint. However, they can not tell you if your constraints are correct.

I have seen many instances of incorrect timing constraints. Sometimes they are benign. Other times there are part failures at temperature extremes.

This document is an attempt to provide the practical working knowledge of static timing. I intend to provide a thorough examination of a timing example. This will include:

- Deriving the equations
- Writing the timing constraints
- Validating the timing constraints

It is also my goal to provide TCL constraints which can be freely used to perform aspects of STA.

CHAPTER 2

Principles

There are many aspects to STA. However, there are a few basic principles which should be followed. If things are not making any sense, fall back to these principles and you will typically find your issue.

2.1 Clock

[CLOCK-001] All valid timings must trace back to the same clock source

2.2 Path

[PATH-001] All paths must be complete

CHAPTER $\mathbf{3}$

Source Synchronous Input Timing

A source synchronous input is an interface in which the data is co-incident with a clock. In addition, there is a known relationship between the clock and the data. The diagram below illustrates the timing elements involved:



These can be divided into three major groups:

- Source Device Variables
- Trace Delays
- Device Delays

3.1 Waveform

The timing diagram below shows the setup and hold edges.

Data is launched from the rising edge of the launch clock. Data is captured on the risinge edge of the capture clock.

This means the setup check is from edge 1 to edge c. Data must be stable before edge C to pass the setup check at the capture flop.

The hold check is from edge 1 to edge a. Data must be held stable after edge A to pass the hold check at the capture flop.

3.2 Source Device Variables

Source device variables refer to constraints imposed on the input path by the device sending data. In a source synchronous interface the variables are:

- · clock period
- clock to out (cko)

3.2.1 Clock Period

Setup checks are dependent on the frequency of the clock and will use the clock period variable. Hold checks are frequency independent, and will not use the clock period variable.

3.2.2 Clock to Out

The clock to out variable defines the relationship between the launching edge of the clock and the data. There will be maximum and minimum values.

The maximum is the time from the launching clock to the latest data will be valid. The minimum is the time from the launching clock to the earliest data will be invalid.

The difference between the two numbers defines the region in which data is unstable.

```
set t_cko_max 2.8
set t_cko_min 1.2
```

3.3 Trace delays

Trace delays represent the latency of signals from one device to another. They are also known as board delays or flight times.

Each trace will have a maximum and minimum delay. If there is a bus, then a maximum and minimum delay over the entire bus is typically calculated.

There will be delays for both data and clock.

```
set t_data_trace_max 1.2
set t_data_trace_min 0.4
set t_clock_trace_max 1.2
set t_clock_trace_min 0.4
```

3.4 Device Delays

Device delays represent the delays and constraints inside the device we are timing. They can be broken out into three distinct types:

- Pad Delays
- Routing Delays
- · Setup and Hold Constraints

3.4.1 Pad Delays

Pad delays are the delays through the input pad. This was broken out seperately to illustrate different elements within the device.

Both the clock and data will have a maximum and minimum time through the pad.

```
set t_data_pad_max 1.2
set t_data_pad_min 0.4
set t_clock_pad_max 1.2
set t_clock_pad_min 0.4
```

3.4.2 Routing Delays

Routing delays are the delays each signal takes from the pad to the destination. For the data path, it includes any combinatorial logic and buffers to the D input of a capturing flop. For the clock path, it includes routing through the clock tree, any clock managers (DLLs, PLLs, etc...) to the clock input of the capturing flop.

```
set t_data_routing_max 1.2
set t_data_routing_min 0.4
set t_clock_routing_max 1.2
set t_clock_routing_min 0.4
```

3.4.3 Setup and Hold Constraints

The setup and hold constraints on the capturing flop represent the minimum times data must be stable on either side of the capturing clock edge. Setup defines the required stable time before the clock edge. Hold defines the required stable time after the clock edge.

```
set t_setup 0.5
set t_hold 0.5
```

3.5 Derive Hold Equation

For a hold check, the data must be held stable for some time after the clock transitions. To derive the hold equation, we need to check the worst case timing arcs. This requires using the least (fastest) data delay against the most (slowest) clock delay.

$$data_{min} + cko_{min} > clock_{max} + t_{hold}$$

The equation is an inequality and we can re-arrange the equation:

 $data_{min} + cko_{min} - clock_{max} - t_{hold} > 0$

We can see from this equation that if the data delay helps a hold check while clock delay and a positive hold requirements hurts.

Expanding the data and clock path yields:

 $cko_{min} + data_{trace_{min}} + data_{pad_{min}} + data_{routing_{min}} - clock_{trace_{max}} - clock_{pad_{max}} - clock_{routing_{max}} - t_{hold} > 0$

This equation tells us if the is enough slack in the hold timing check.

A negative slack indicates the data path is not long enough to meet the hold requirement on the capturing flop. To fix this, either increase the delay in the data path and/or decrease the delay in the clock path.

3.6 Derive Setup Equation

For a setup check the data must be stable for some time before the clock transistions. To derive the setup equation, we need to check the worst case timing arcs. This requires using the most (slowest) data delay against the least (fastest) clock delay.

$$data_{max} + cko_{max} + t_{setup} < clock_{min} + clock_{period}$$

The equation is an inequality and we can re-arrange it to produce a slack equation:

 $0 < clock_{min} + clock_{period} - data_{max} - cko_{max} - t_{setup}$

We can see from this equation that clock delay helps a setup check while data delay and a positive setup requirement hurts.

Exanding the data and clock paths yields:

 $clock_{trace_{min}} + clock_{pad_{min}} + clock_{routing_{min}} + clock_{period} - cko_{max} - data_{trace_{max}} - data_{pad_{max}} - data_{routing_{max}} - t_{setup} > 0$

This equation tells us if there is enough slack in the setup timing check.

3.7 Writing Timing Constraints

The previous sections described the timing arcs and derived the equations. Now we need to write timing contraints to ensure the interface will be timed correctly. Writing the constraints involves the following steps:

- Create the receive clock
- Apply delays to input data path

It is important to write the constraints to match reality. The following will step through every command and explain why it is used.

3.7.1 Create Receive Clock

We will use the **create_clock** command to create the receive clock.

```
create_clock -period $clock_period -name $clock_pin [get_pins $clock_pin]
```

When the command is issued, the clock is placed on the input pin, point **A** in the diagram below:



However, we need to move the clock to point B in the diagram below:

We move the clock to the output of the transmitting device using the set_clock_latency command:

```
set_clock_latency -source -max $t_clock_trace_max [get_clocks $clock_pin]
set_clock_latency -source -min $t_clock_trace_min [get_clocks $clock_pin]
```

The **-max** sets the maximum trace delay on the clock, while the **-min** will set the minimum trace delay on the clock. the **-source** indicates the delay on the clock is before the point the clock is defined.

3.7.2 Apply Delays to Data Path

We need to model the external world for the timing en By adding the just the trace delay, we will be placing the data at point A in the diagram below:

However, principle CLK-001 states for valid timing we must be able to trace back to the same clock point. We need to move the launching to point B in the diagram below:

We do this by adding the clock to out to the trace delay: The data path and clock path now originate from the same point so the timing analysis will be valid.

We will use the **set_input_delay** command to add the clock to out and data trace delay to the data pins. This command will also bind the clock to the data pins.







The **-clock** argument tells the timing tool the delays are relative to the clock specified. The **-source_latency_included** argument tells the timing tool we have added source latency to the clock path using the **set_clock_latency** command.

3.8 Validating Timing Report

It is crucial to validate the timing report generated by the STA tool. Various elements must be checked to ensure they match what we expect. This includes:

- · launch clock edge
- · capture clock edge
- · input delay values
- · clock pessimism recovery
- · clock uncertainty
- data path cells
- · clock path cells
- slack

3.8.1 Setup Report

Below is an example setup report for this interface:

; Data Arrival Path ;								
; Total ; Incr ; RF ; Type ; Fanout ; Location ; Element	;							
<pre>; 0.000 ; 0.000 ; ; ; ; ; ; ; ; ; ; ; ;</pre>	edge time ; path ; petwork delay ; ith ; input i ; input o ; in asdata ; in ;							
++ +- ; Data Required Path ++								
; Total ; Incr ; RF ; Type ; Fanout ; Location ; Element	;							
<pre>; 20.000 ; 20.000 ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;</pre>	<pre>dge time ; hath ; latency ; nput i ; nput o ; nputclkctrl inclk[0]; nputclkctrl outclk ; in clk ; in ; in ; in ;</pre>							

To validate this report against the constraints, we will be performing the following steps:

- 1. Validate Clock Edges
- 2. Validate Clock Source Latency
- 3. Validate Input Delay

3.8.2 Validate Clock Edges

First thing we do is validate the timing edges:

; Data Arrival Path ;									
; Total	Incr	RF	Туре;	Fanout	Location	; Element ;			
: 0.000	0.000		:			; launch edge time ;			
; 0.000 ;	0.000 ;		; ;	;		; clock path ;			
; 0.000 ;	; 0.000;	;R ;	; ;	;		; clock network delay ;			
; 4.000 ;	; 4.000 ;	;F;	; iExt ;	1;	PIN_V10	; I_DATA ;			
; 8.828	4.828 ;	; ;	; ;	;		; data path ;			
; 4.000 ;	; 0.000;	; FF ;	IC;	1;	IOIBUF_X15_Y0_N15	; I_DATA~input i ;			
; 5.016 ;	; 1.016 ;	; FF ;	; CELL ;	1 ;	IOIBUF_X15_Y0_N15	; I_DATA~input o ;			
; 8.402 ;	; 3.386 ;	; FF ;	; IC ;	1 ;	; FF_X16_Y1_N11	; q_data_in asdata ;			
; 8.828 ;	; 0.426 ;	; FF ;	; CELL ;	1 ;	; FF_X16_Y1_N11	; q_data_in ;			
; Data Required Path ; Total ; Incr ; RF ; Type ; Fanout ; Location ; Element ;									
: 20.000	+ · · · · · · · · · · · · · · · · · · ·								
; 22.938	: 2.938	:	;	:	:	; clock path ;			
; 20.400	; 0.400	;	;	;		; source latency ;			
; 20.400	; 0.000	;	;	; 1	; PIN_M8	; I_CLK ;			
; 20.400	; 0.000	; RR	; IC	; 1	; IOIBUF_X0_Y6_N15	; I_CLK~input i ;			
; 21.193	; 0.793	; RR	; CELL	; 1	; IOIBUF_X0_Y6_N15	; I_CLK~input o ;			
; 21.544	; 0.351	; RR	; IC	; 1	; CLKCTRL_G3	; I_CLK~inputclkctrl inclk[0] ;			
; 21.544	; 0.000	; RR	; CELL	; 2	; CLKCTRL_G3	; I_CLK~inputclkctrl outclk ;			
; 22.442	; 0.898	; RR	; IC	; 1	; FF_X16_Y1_N11	; q_data_in clk ;			
; 22.938	; 0.496	; RR	; CELL	; 1	; FF_X16_Y1_N11	;q_data_in ;			
; 22.952	; 0.014	;	; uTsu	; 1	; FF_X16_Y1_N11	;q_data_in ;			
+	+	+	+	+	+	++			

Refering to the waveform at the beginning, we expect the capture edge to be one clock cycle, 20 ns, from the launching edge. In the report, we see the launch edge is at 0.000 ns and the capture edge is at 20.000 ns. This validates we are using the correct edges.

3.8.3 Validate Clock Source Latency

Next we check the clock source latency is included:

We check there is no clock latency reported in the data path. In this report, the **clock_network_delay** is set to **0.000 ns**.

We check the source latency we defined is included in the clock path. In our case, **t_clock_trace_min** is defined as 0.400 ns. This matches the source latency value.

We also check the Element is the clock pin we expect. In this report, the clock path starts at the pin I_CLK

*										
: Data Arrival Path ;										
; Total ;	Incr ;	RF	; Туре ;	Fanout ;	Location	; Element ;				
; 0.000 ;	0.000;					; launch edge time ; : clock path :				
0.000	0.000	R				; clock network delay ;				
; 4.000 ; 8.828	4.000	F	, lExt ,	1	PIN_V10	; I_DATA ; ; data path ;				
; 4.000	0.000;	FF	; IC ;	1	IOIBUF_X15_Y0_N15	; I_DATA~input i ;				
; 5.016	; 1.016 ;	FF	; CELL ;	;1;	IOIBUF_X15_Y0_N15	; I_DATA~input o ;				
; 8.402 ;	; 3.386;	FF	; IC ;	;1;	FF_X16_Y1_N11	; q_data_in asdata ;				
; 8.828 ;	; 0.426;	FF	; CELL ;	;1;	FF_X16_Y1_N11	; q_data_in ;				
++										
; Data Requ	uired Path				.	.	;			
; Total	; Incr	; RF	; Туре	; Fanout	; Location	; Element	;			
: 20.000	: 20.000	:	:	:	:	: latch edge time	:			
; 22.938	; 2.938	;	<u>.</u>	<u>.</u>		; clock path	;			
; 20.400	; 0.400	;	;	;	;	; source latency	;			
; 20.400	; 0.000	;	;	; 1	; PIN_M8	; 1_CLK	;			
; 20.400	; 0.000	; RR	; IC	; 1	; IOIBUF_X0_Y6_N15	; I_CLK~input i	;			
; 21.193	; 0.793	; RR	; CELL	; 1	; IOIBUF_X0_Y6_N15	; I_CLK~input[0	;			
; 21.544	; 0.351	; KK	; 10	; 1	; CLKCIRL_G3	; I_CLK~inputclkctrl[unclk[0]	•			
, 21.344	, 0.000	, KK	· TC	• 1	• EE X16 V1 N11	: a data intelk				
: 22.938	; 0.496	: RR	: CELL	:1	; FF X16 V1 N11	: o data in				
; 22.952	: 0.014	:	: uTsu	: 1	; FF X16 Y1 N11	; q data in	:			
+	+	+	+	+	+	+	+			

Everything is as we expected. This validates we have created the clock and the source clock latency has been applied correctly.

3.8.4 Validate Input Delay

Next we check the input delay in included:

t ; Data Arrival Path ;										
; Total	, Incr	RF	Туре;	Fanout ;	Location	; Element ;				
; 0.000 ; 0.000 : 0.000	0.000 0.000 0.000	R				; launch edge time ; ; clock path ; : clock network delav :				
; 4.000	; 4.000 ;	; F ;	; iExt ;	1;	PIN_V10	; I_DATA ;				
; 8.828 ; 4.000 ; 5.016 ; 8.402 ; 8.828	4.828 0.000 1.016 3.386 0.426	FF FF FF FF	IC ; CELL ; IC ; CELL ;	1 ; 1 ; 1 ; 1 ;	IOIBUF_X15_Y0_N15 IOIBUF_X15_Y0_N15 FF_X16_Y1_N11 FF_X16_Y1_N11	; data path ; ; I_DATA~input i ; ; I_DATA~input o ; ; q_data_in asdata ; ; q_data_in ;				
+	***									
; Data Required Path ;										
; Total	; Incr	; RF	; Туре	; Fanout	; Location	; Element ;				
; 20.000 ; 22.938 ; 20.400 ; 20.400 ; 20.400 ; 21.193 ; 21.544 ; 21.544 ; 22.442 ; 22.938 ; 22.952	; 20.000 ; 2.938 ; 0.400 ; 0.000 ; 0.000 ; 0.793 ; 0.351 ; 0.000 ; 0.898 ; 0.496 ; 0.014	;;;; ;; RR ;; RR ;; RR ;; RR ;; RR ;; RR ;; ;;	; ; ; ; IC ; CELL ; IC ; CELL ; IC ; CELL ; UTSU	;;; ;; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	; ; ; ; PIN_M8 ; IOIBUF_X0_Y6_N15 ; IOIBUF_X0_Y6_N15 ; CLKCTRL_G3 ; CLKCTRL_G3 ; FF_X16_Y1_N11 ; FF_X16_Y1_N11 ; FF_X16_Y1_N11	; latch edge time ; ; clock path ; ; source latency ; ; I_CLK ; ; I_CLK~input i ; ; I_CLK~inputlo ; ; I_CLK~inputclkctrl inclk[0] ; ; I_CLK~inputclkctrl outclk ; ; q_data_in clk ; ; q_data_in ; ; q_data_in ;				

We check trhe input delay value is included and the correct value. In this report, **iExt** is the input delay value and is 4.000 ns. This matches the data latency where **t_cko_max**, 2.8 ns, plus **t_data_trace_max**, 1.2 ns, is equal to 4.000 ns.

We also check the **Element** is the data pin we expect. In this report, the data path starts at pin **I_DATA**.

Everything is as we expected. This validates the input delay is the correct value and has been applied to the correct pin.

CHAPTER 4

Indices and tables

- genindex
- modindex
- search